A High SNR Improvement CMOS Analog Accumulator with Charge Compensation Technique
Zhongjie Guo1, Chen Li1, Ruiming Xu1
1Department of Electronic Engineering, Xi'an University of Technology, No. 5 Jinhua South Road, Xi'an 710054, China.
Abstract:
In this paper, a 7.75 kHz line rate analog domain time delay integration (TDI) CMOS analog accumulator with 128-stage is proposed. An adaptive compensation for the charge loss due to parasitic effects is adopted. Based on the influence mechanism of parasitic effects, alternately charging the top and bottom plates of the storage capacitor while cooperate positive feedback capacitor dynamically compensates for the charge loss of the sampling phase and the holding phase. Using the proposed circuit, after the post-layout simulation verification, the SNR of 128 stage accumulation can be improved by as much as 20.9 dB.
Related Concept Videos
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Voltage Doubler Circuit
Upsampling
Second-order Op Amp Circuits
The analysis of such circuits follows a systematic approach, similar to the second-order RLC circuits. In practical scenarios, bulky inductors are rarely employed due to their size and weight. This means...
Small-Signal Analysis of MOSFET Amplifiers


