Parallel Processing
Reducing Line Loss
Upsampling
Fast Decoupled and DC Powerflow
Acceleration Vectors
Downsampling
You might also read
Articles linked to this work by shared authors, journal, and citation graph.
Updated: Aug 20, 2025

Design and Optimization Strategies of a High-Performance Vented Box
Published on: June 9, 2023
Puguang Liu1, Ziling Wei1, Chuan Yu1
1College of Computer Science and Technology, National University of Defense Technology, Changsha 410073, China.
HybriDC is a novel CPU-FPGA system that efficiently accelerates lossless data compression. It optimizes hardware design for better resource use and achieves superior memory efficiency and power savings compared to traditional methods.
Area of Science:
Background:
Purpose of the Study:
Main Methods:
Main Results:
Conclusions: