Related Experiment Video
Updated: Aug 19, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
An energy efficient design of a multi-layered crossover based 3:8 decoder using quantum-dot cellular automata
Rajasree Das1, Md Shah Alam1, Kazi Tanvir Ahmmed1
1Department of Electrical & Electronic Engineering, University of Chittagong, Chittagong-4331, Bangladesh.
This study presents an efficient 3:8 decoder using Quantum Dot Cellular Automata (QCA) technology. The novel multilayer crossover design offers improved performance, fault tolerance, and cost-effectiveness compared to existing methods.
Area of Science:
- Nanotechnology
- Quantum Computing
- Digital Logic Design
Background:
- Quantum Dot Cellular Automata (QCA) is an emerging nanotechnology offering potential advantages over CMOS technology, such as low power consumption and high speed.
- Traditional decoder designs face limitations in terms of power, speed, and complexity.
Purpose of the Study:
- To design and implement an efficient 3:8 decoder using QCA technology.
- To leverage the multilayer crossover technique for enhanced performance and fault tolerance.
- To compare the proposed QCA decoder with existing coplanar designs.
Main Methods:
- Implementation of a 3:8 decoder using Quantum Dot Cellular Automata (QCA).
- Utilization of a multilayer crossover technique within the QCA design.
- Validation of the design using the QCA Designer tool.
- Comparative analysis with existing coplanar decoder designs.
Main Results:
- The proposed QCA 3:8 decoder demonstrates high performance and fault tolerance.
- The multilayer crossover technique effectively eliminates crosstalk.
- The new design exhibits reduced complexity, lower power dissipation, and is more cost-effective (approximately half the cost of coplanar designs).
Conclusions:
- The multilayer crossover technique in QCA provides a superior approach for designing efficient decoders.
- QCA technology, particularly with this novel design, presents a viable and advantageous alternative to traditional digital logic implementations.
- The proposed 3:8 decoder offers significant improvements in performance, cost, and power efficiency.
Related Concept Videos
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
Block Diagram Reduction
The first step in this process is the identification and relocation of a branch point. A branch point, where a...
Design Example
Woodward–Hoffmann Selection Rules and Microscopic Reversibility
Second-Order Circuits
Input signals typically originate from voltage or current sources, with the output often representing voltage across the capacitor and/or current through the inductor. For example, in...
The Y-to-Delta Circuit
The initial step in analyzing a wye-to-delta circuit is to assume a positive phase sequence. These phase voltages are then utilized to calculate the line voltages that occur directly across the delta-connected load impedances. Van, Vbn, and Vcn are the phase voltages in wye, and Vab, Vbc, and Vca are the line voltages for a delta circuit. The relation between...

