Related Experiment Video
Updated: Aug 16, 2025

Scalable Solution-processed Fabrication Strategy for High-performance, Flexible, Transparent Electrodes with Embedded Metal Mesh
Published on: June 23, 2017
Combined Distributed Shared-Buffered and Diagonally-Linked Mesh Topology for High-Performance Interconnect
Charles Effiong1, Gilles Sassatelli1, Abdoulaye Gamatié1
1LIRMM, University of Montpellier, CNRS, 34000 Montpellier, France.
Abstract:
Networks-on-Chip (NoCs) have become the de-facto on-chip interconnect for multi/manycore systems. A typical NoC router is made up of buffers used to store packets that are unable to advance to their desired destination. However, buffers consume significant power/area and are often underutilized, especially in cases of applications with non-uniform traffic patterns thus leading to performance degradation for such applications. To improve network performance, the Roundabout NoC (R-NoC) concept is considered. R-NoC is inspired by real-life multi-lane traffic roundabouts and consists of lanes that are shared by multiple input/output ports to maximize buffering resource utilization. R-NoC relies on router-internal adaptive routing that decides the lane path based on back pressure. Back pressure makes it possible to assess lane utilization and route packets accordingly. This is made possible thanks to the use of elastic buffers for control flow, a clever type of handshaking in a way similar to asynchronous circuits. Another prominent feature of R-NoC is that internal routing and arbitration are completely distributed which allows for significant freedom in deciding internal router topology and parameters. This work leverages this property and proposes novel yet unexplored configurations for which an in-depth evaluation of corresponding implementations on 45 nm CMOS technology is given. Each configuration is evaluated performance and power-wise on both synthetic and real application traffic. Several R-NoC configurations are identified and demonstrated to provide very significant performance improvements over standard mesh configurations and a typical input-buffered router, without compromising area and power consumption. Exploiting the distributed nature of R-NoC routers, a diagonally-linked configuration is then proposed which incurs moderate area overhead and features yet better performance and energy efficiency.
Related Concept Videos
Fast Decoupled and DC Powerflow
Mesh Analysis with Current Sources
Current Source in One Mesh: The analysis process is straightforward when a current source is found in only one mesh within the circuit. Mesh currents are assigned as usual, with the mesh containing the current source excluded from the analysis. Kirchhoff's voltage law...
Mesh Analysis
A fundamental concept in mesh analysis is the definition of meshes and mesh currents. A mesh is a closed...
Bus Impedance Matrix
In the first circuit, all machine voltage sources are short-circuited, leaving only the prefault voltage source at the fault location. The positive-sequence bus impedance matrix can be determined by solving the nodal equations,...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Mesh Analysis for AC Circuits
The process of harmonizing these impedances begins with a clear understanding of the input and output signals. Once these signals are known, the...

