Related Experiment Video
Updated: Aug 15, 2025

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
Published on: December 7, 2017
Power-Delay Area-Efficient Processing-In-Memory Based on Nanocrystalline Hafnia Ferroelectric Field-Effect
Giuk Kim1, Dong Han Ko2, Taeho Kim1
1School of Electrical Engineering, Korea Advanced Institute of Science & Technology (KAIST), 291 Daehak-ro, Yuseong-gu, Daejeon34141, Korea.
Ferroelectric field-effect transistors (FeFETs) overcome memory window and endurance limits for efficient processing-in-memory (PIM) devices. This research enables high-density, reliable PIM with improved performance and accuracy.
Area of Science:
- Materials Science
- Electrical Engineering
- Computer Science
Background:
- Ferroelectric field-effect transistors (FeFETs) are crucial for low-power, high-density nonvolatile memory in processing-in-memory (PIM) applications.
- Existing FeFETs suffer from small memory windows and limited endurance, hindering PIM device efficiency and reliability.
Purpose of the Study:
- To overcome the limitations of small memory windows and limited endurance in FeFET-based PIM devices.
- To enhance the area efficiency and reliability of PIM devices through material, device, and array architecture innovations.
Main Methods:
- Demonstrated high ferroelectricity in thick (≥30 nm) ferroelectric materials by considering thermodynamics and kinetics.
- Utilized a metal-ferroelectric-metal-insulator-semiconductor (MFSMI) architecture for improved voltage division.
- Fabricated an FeFET-PIM array to verify multiply-and-accumulation (MAC) operations and energy efficiency.
Main Results:
- Achieved a large memory window (∼11 V), fast operation speed (<20 ns), and high endurance (∼1011 cycles).
- Verified reliable and energy-efficient MAC operations in the fabricated FeFET-PIM array.
- System-level simulations confirmed high energy efficiency attributed to charge-domain computing.
Conclusions:
- The developed FeFET-PIM architecture significantly improves memory window, endurance, and operational speed.
- The FeFET-PIM array demonstrates high accuracy for signed weight MAC computations, suitable for AI tasks like image recognition.
More Related Videos
09:49In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
10:40A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
Published on: April 8, 2018
Related Concept Videos
Field Effect Transistor
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...