Related Experiment Video
Updated: Aug 13, 2025

10:31
Plasma-assisted Molecular Beam Epitaxy of N-polar InAlN-barrier High-electron-mobility Transistors
Published on: November 24, 2016
8.6K
A Simulation Optimization Factor of Si(111)-Based AlGaN/GaN Epitaxy for High Frequency and Low-Voltage-Control High
He Guan1, Guiyu Shen1, Shibin Liu2
1School of Microelectronics, Northwestern Polytechnical University, Xi'an 710129, China.
Micromachines
|January 21, 2023
Summary
This study optimizes AlGaN/GaN heterojunction epitaxy for high electron mobility transistors (HEMTs). A novel factor, OPTIM, reduces knee-point voltage and improves saturation current while maintaining cut-off frequency for advanced GaN devices.
Area of Science:
- Materials Science
- Semiconductor Physics
- Electrical Engineering
Background:
- High-resistance Si (111)-based AlGaN/GaN heterojunction epitaxy is crucial for high electron mobility transistors (HEMTs).
- Device performance metrics like knee-point voltage (V), saturation current density (I), and cut-off frequency (f) are sensitive to epitaxial layer parameters.
- Optimizing these parameters is essential for developing advanced GaN-based electronic devices.
Purpose of the Study:
- To investigate the impact of barrier layer thickness, Al component, and passivation layer thickness on HEMT performance.
- To propose a novel optimization factor (OPTIM) for designing AlGaN/GaN epitaxial structures.
- To achieve reduced knee-point voltage and improved saturation current density while ensuring high cut-off frequency.
Main Methods:
- Simulation and analysis of AlGaN/GaN heterojunction epitaxy using varying barrier layer thickness, Al composition, and passivation layer thickness.
- Development and application of a novel optimization factor (OPTIM) considering multiple device performance parameters.
- Fabrication and experimental testing of the optimized AlGaN/GaN HEMT structure to validate simulation results.
Main Results:
- An optimized structure with 20 nm barrier layer thickness, 25% Al component, and 6 nm SiN passivation layer was designed.
- Simulated HEMT (0.15 μm gate length) achieved a high saturation current density of 750 mA/mm and a low knee-point voltage of 2.0 V.
- The device demonstrated a cut-off frequency (f) of 110 GHz and a maximum frequency (f_max) of 220 GHz.
Conclusions:
- The proposed OPTIM factor provides an effective design methodology for AlGaN/GaN HEMTs.
- The optimized epitaxial structure enables high-frequency and low-voltage device operation.
- This approach facilitates the development of next-generation GaN-based high-frequency power devices.
Related Concept Videos
MOSFET: Enhancement Mode
432
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
432
Biasing of Metal-Semiconductor Junctions
305
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
305
Biasing of FET
339
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
339

