MOSFET: Enhancement Mode
Biasing of Metal-Semiconductor Junctions
Biasing of P-N Junction
MOSFET: Depletion Mode
MOS Capacitor
MOSFET
You might also read
Articles linked to this work by shared authors, journal, and citation graph.
Updated: Aug 7, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
Published on: August 28, 2018
1MIIT Key Laboratory of Semiconductor Microstructure and Quantum Sensing, Department of Applied Physics, Nanjing University of Science and Technology, Nanjing 210094, China.
Interface engineering offers a new method to control valley pseudospin in transition metal dichalcogenides (TMDs). This study reveals a trade-off between photoluminescence and valley polarization, crucial for spintronics and valleytronics device development.
08:50Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
Published on: November 28, 2017
04:56Residue-Free Fabrication of van der Waals Heterostructures of Two-Dimensional Materials
Published on: July 18, 2025
Area of Science:
Background:
Purpose of the Study:
Main Methods:
Main Results:
Conclusions: