Related Experiment Video
Updated: Aug 1, 2025

Generation and Coherent Control of Pulsed Quantum Frequency Combs
Published on: June 8, 2018
Femtosecond-precision electronic clock distribution in CMOS chips by injecting frequency comb-extracted photocurrent
Minji Hyun1, Hayun Chung2, Woongdae Na3
1Korea Advanced Institute of Science and Technology (KAIST), Daejeon, 34141, Korea.
Abstract:
A clock distribution network (CDN) is a ubiquitous on-chip element that provides synchronized clock signals to all different circuit blocks in the chip. To maximize the chip performance, today's CDN demands lower jitter, skew, and heat dissipation. Conventionally, on-chip clock signals have been distributed in the electric voltage domain, resulting in increased jitter, skew, and heat dissipation due to clock drivers. While low-jitter optical pulses have been locally injected in the chip, research on effective distribution of such high-quality clock signals has been relatively sparse. Here, we demonstrate femtosecond-precision distribution of electronic clocks using driver-less CDNs injected by photocurrent pulses extracted from an optical frequency comb source. Femtosecond-level on-chip jitter and skew can be achieved for gigahertz-rate clocking of CMOS chips by combining ultralow comb-jitter, multiple driver-less metal-meshes, and active skew control. This work shows the potential of optical frequency combs for distributing high-quality clock signals inside high-performance integrated circuits, including 3D integrated circuits.
Related Concept Videos
Time and frequency -Domain Interpretation of Phase-lead Control
The design of phase-lead control involves the strategic placement of poles and zeros to balance steady-state error and system...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Cut-off Frequency of BJT
Alpha Cut-Off Frequency: Pertinent to the common-base configuration, the alpha cut-off frequency defines the upper-frequency limit at which the current gain, alpha, remains stable. As...
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
Time and frequency -Domain Interpretation of Phase-lag Control
Phase-lag controllers do not place a pole at zero, but instead influence the steady-state error by amplifying any...
Voltage Dividers
Kirchhoff's voltage law implies that the sum of the voltages across the resistors in series equals the source voltage. This means that the...

