Related Experiment Video
Updated: Jul 30, 2025

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
Published on: August 15, 2014
Harmonic-Reduced Bias Circuit for Ultrasound Transducers
1Department of Electronic Engineering, Gachon University, 1342 Seongnam-daero, Sujeong-gu, Seongnam 13120, Republic of Korea.
Abstract:
The gain of class-C power amplifiers is generally lower than that of class-A power amplifiers. Thus, higher-amplitude input voltage signals for class-C power amplifiers are required. However, high-amplitude input signals generate unwanted harmonic signals. Therefore, a novel bias circuit was proposed to suppress the harmonic signals generated by class-C power amplifiers, which improves the output voltage amplitudes. To verify the proposed idea, the input harmonic signals when using a harmonic-reduced bias circuit (-61.31 dB, -89.092 dB, -90.53 dB, and -90.32 dB) were measured and were found to be much lower than those when using the voltage divider bias circuit (-57.19 dB, -73.49 dB, -70.97 dB, and -73.61 dB) at 25 MHz, 50 MHz, 75 MHz, and 100 MHz, respectively. To further validate the proposed idea, the pulse-echo measurements were compared using the bias circuits. The peak-to-peak echo amplitude and bandwidth of the piezoelectric transducer, measured when using a harmonic-reduced bias circuit (27.07 mV and 37.19%), were higher than those achieved with a voltage divider circuit (18.55 mV and 22.71%). Therefore, the proposed scheme may be useful for ultrasound instruments with low sensitivity.
More Related Videos
Related Concept Videos
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Clipper Circuit
The operation of a clipper circuit can be exemplified by analyzing a dual-clipper configuration setup that integrates two ideal diodes, each paired with a biasing...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Frequency Response of BJT
Low-Frequency Response: At low frequencies, the behavior of the BJT is determined by its DC bias point, which is set by the...
Small-Signal Analysis of MOSFET Amplifiers

