Related Experiment Video
Updated: Jul 27, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
Single-Gate In-Transistor Readout of Current Superposition and Collapse Utilizing Quantum Tunneling and Ferroelectric
Ching-Hung Chen1, Yu-Ting Lai1, Ciao-Fen Chen1,2
1Department of Electrophysics, National Yang Ming Chiao Tung University, Hsinchu, 30010, Taiwan.
Researchers explored current path superposition and collapse in transistor channels to enhance computing. This method modifies circuit topology, enabling diverse current characteristics for advanced computing applications.
Area of Science:
- Nanoscience and Nanotechnology
- Condensed Matter Physics
- Electrical Engineering
Background:
- Microscopic electric circuits in nanostructure assemblies present challenges for standard circuit modeling due to complex network topologies.
- Current path superposition and intricate current flow hinder the analysis and application of these nanostructures in computing.
- Quantum circuit principles inspire novel approaches for decoding information from complex nanocircuits.
Purpose of the Study:
- To explore the implementation of current path collapse analogous to quantum state collapse for detecting microscopic circuits.
- To investigate the engineering of channel length and quantity in gate-all-around polysilicon nanosheet arrays to enrich transistor computational resources.
- To demonstrate a method for decoding output polymorphism through circuit topological modifications driven by ferroelectric polarization switching.
Main Methods:
- Demonstration of current path superposition and collapse in gate-all-around polysilicon nanosheet arrays.
- Utilizing ferroelectric polarization switching of Hf0.5Zr0.5O2 gate dielectric to drive transistors out-of-equilibrium.
- Engineering channel length and quantity to tailor channel coherence for single-electron readout of ferroelectric polarization.
Main Results:
- Successful demonstration of current path superposition and collapse in polysilicon nanosheet arrays.
- Output polymorphism decoded through circuit topological modifications induced by ferroelectric switching.
- Observation of metal-to-insulator transitions due to transient ferroelectric switching behavior.
- Development of a protocol for single-electron readout of ferroelectric polarization.
Conclusions:
- The study establishes a method to adjust current networks within transistors by manipulating ferroelectric polarization.
- This control over current networks in polycrystalline nanostructures generates diverse current characteristics.
- These characteristics serve as potential physical databases for optimization-based computing, paving the way for novel computational paradigms.
Related Concept Videos
MOSFET Amplifiers
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Small-Signal Analysis of MOSFET Amplifiers
Characteristics of JFET
The core of a JFET's operation is controlling drain current by modulating the gate-source voltage. When the drain and gate voltage are set to zero, the JFET exhibits no net current flow, representing a state of equilibrium. The drain current increases linearly as the...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...

