Related Experiment Video
Updated: Jul 27, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
Single-Gate In-Transistor Readout of Current Superposition and Collapse Utilizing Quantum Tunneling and Ferroelectric
Ching-Hung Chen1, Yu-Ting Lai1, Ciao-Fen Chen1,2
1Department of Electrophysics, National Yang Ming Chiao Tung University, Hsinchu, 30010, Taiwan.
Abstract:
In nanostructure assemblies, the superposition of current paths forms microscopic electric circuits, and different circuit networks produce varying results, particularly when utilized as transistor channels for computing applications. However, the intricate nature of assembly networks and the winding paths of commensurate currents hinder standard circuit modeling. Inspired by the quantum collapse of superposition states for information decoding in quantum circuits, the implementation of analogous current path collapse to facilitate the detection of microscopic circuits by modifying their network topology is explored. Here, the superposition and collapse of current paths in gate-all-around polysilicon nanosheet arrays are demonstrated to enrich the computational resources within transistors by engineering the channel length and quantity. Switching the ferroelectric polarization of Hf0.5 Zr0.5 O2 gate dielectric, which drives these transistors out-of-equilibrium, decodes the output polymorphism through circuit topological modifications. Furthermore, a protocol for the single-electron readout of ferroelectric polarization is presented with tailoring the channel coherence. The introduction of lateral path superposition results into intriguing metal-to-insulator transitions due to transient behavior of ferroelectric switching. This ability to adjust the current networks within transistors and their interaction with ferroelectric polarization in polycrystalline nanostructures lays the groundwork for generating diverse current characteristics as potential physical databases for optimization-based computing.
Related Concept Videos
MOSFET Amplifiers
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Small-Signal Analysis of MOSFET Amplifiers
Characteristics of JFET
The core of a JFET's operation is controlling drain current by modulating the gate-source voltage. When the drain and gate voltage are set to zero, the JFET exhibits no net current flow, representing a state of equilibrium. The drain current increases linearly as the...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...

