An FM-Index Based High-Throughput Memory-Efficient FPGA Accelerator for Paired-End Short-Read Mapping.

Summary

A novel hardware accelerator significantly speeds up paired-end short-read mapping using an FM-index. This innovation reduces computation time by 92.6% and enhances throughput by up to 18.6x with high accuracy.