Related Experiment Video
Updated: Jul 18, 2025

Analysis of Contact Interfaces for Single GaN Nanowire Devices
Published on: November 15, 2013
Selective-Area Growth of Vertical InGaAs/GaSb Core-Shell Nanowires on Silicon and Dual Switching Properties
Hironori Gamo1,2, Chen Lian1,2, Junichi Motohisa1,2
1Graduate School of Information Science and Technology, Hokkaido University, North 14 West 9, Sapporo 060-0814, Japan.
Abstract:
The epitaxy of the Sb-related quantum well structure has been extensively investigated. However, the GaSb facet growth in selective-area growth (SAG) and GaSb nanostructures has not been investigated because of the surface diffusion complexity and surfactant effect of Sb adatoms. Here, the growth morphology of GaSb structures in SAG was characterized via InGaAs nanowires (NWs) monolithically grown on a Si template. SAG of GaSb using NWs included four growth processes: lateral-over growth along the ⟨1̅10⟩ directions, axial growth along the vertical ⟨111⟩ B direction, downward step-flow growth, and desorption of Sb adatoms from the NW sidewalls. The dominant processes could be controlled by the GaSb growth temperature and could form smooth GaSb shell layers. The vertical diode of InGaAs/GaSb core-shell NWs on Si exhibited moderate rectifying properties because of the InGaAs/GaSb heterojunction band alignment. In the vertical transistor application, specific dual-carrier modulation behaviors, such as p-channel field-effect transistor and n-channel tunnel field-effect transistor modes, occurred in the same transistor architecture. This was because the carrier transport changed with respect to the bias polarity. This specific transistor behavior in the InGaAs/GaSb core-shell NW on Si would expand possibilities for integrated circuit technologies using only a single transistor structure.
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Types of Semiconductors
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Schottky Barrier Diode

