Related Experiment Video
Updated: Jul 18, 2025

Analysis of Contact Interfaces for Single GaN Nanowire Devices
Published on: November 15, 2013
Selective-Area Growth of Vertical InGaAs/GaSb Core-Shell Nanowires on Silicon and Dual Switching Properties.
Hironori Gamo1,2, Chen Lian1,2, Junichi Motohisa1,2
1Graduate School of Information Science and Technology, Hokkaido University, North 14 West 9, Sapporo 060-0814, Japan.
Researchers explored Gallium Antimonide (GaSb) facet growth in selective-area growth (SAG) using Indium Gallium Arsenide (InGaAs) nanowires. This study reveals controllable GaSb shell growth and unique dual-carrier transistor behaviors for advanced integrated circuits.
Area of Science:
- Semiconductor Nanostructures
- Epitaxial Growth
- Quantum Well Structures
Background:
- Antimonide (Sb)-related quantum well epitaxy is well-studied.
- GaSb facet growth in selective-area growth (SAG) and nanostructures remains unexplored due to Sb adatom diffusion and surfactant effects.
Purpose of the Study:
- Investigate GaSb facet growth morphology in SAG using InGaAs nanowires (NWs).
- Characterize the growth processes and control mechanisms for GaSb shell formation.
- Explore the electronic properties and potential applications of InGaAs/GaSb core-shell NWs.
Main Methods:
- Monolithic growth of InGaAs nanowires (NWs) on a Si template.
- Selective-area growth (SAG) of GaSb on InGaAs NWs.
- Characterization of growth morphology and electronic properties.
Main Results:
- Identified four key growth processes in SAG of GaSb on NWs: lateral overgrowth, axial growth, step-flow growth, and Sb adatom desorption.
- Demonstrated control over dominant growth processes via GaSb growth temperature, enabling smooth GaSb shell formation.
- Observed moderate rectifying properties in vertical InGaAs/GaSb core-shell NW diodes.
- Exhibited dual-carrier modulation (p-channel FET and n-channel TFET modes) in a single transistor architecture.
Conclusions:
- GaSb facet growth in SAG on NWs is controllable by temperature, yielding smooth shells.
- InGaAs/GaSb core-shell NWs show potential for integrated circuits through unique dual-carrier transistor behavior.
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Types of Semiconductors
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Schottky Barrier Diode

