Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

833
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
833

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Development of K-iCare: a culturally adapted stress management intervention for Korean American dementia family caregivers.

Aging & mental health·2026
Same author

Incidence and Epidemiologic Characteristics of Measles in the Republic of Korea Following Elimination Verification (2014-2025).

Public health weekly report·2026
Same author

ATF4 and CHOP coordinate endoplasmic reticulum stress-responsive gene programs through enhancer activation and chromatin looping.

Nucleic acids research·2026
Same author

Mental Health Outcomes After the Acute Phase of COVID-19: Factors Identified in a Korean Public Mental Health Service.

Journal of Korean medical science·2026
Same author

C-H Allylation and [3 + 2] Dipolar Cycloaddition between Azomethine Imines and Vinyl Cyclopropanes under Rh(III) Catalysis.

Organic letters·2026
Same author

TiON/NiO<i><sub>x</sub></i> Heterojunction Neuron for CMOS-Compatible Hardware Implementation of Activation Function in Neural Network.

ACS applied materials & interfaces·2026
Same journal

Correction: A method for supervoxel-wise association studies of age and other non-imaging variables from coronary computed tomography angiograms.

Scientific reports·2026
Same journal

Poly(bromophenol blue)/CoSn(OH)<sub>6</sub> cubic particles modified pencil graphite electrode for electrochemical determination of diphenhydramine.

Scientific reports·2026
Same journal

Dietary Chlorella, Spirulina, and acidifier modulate jejunal cytokine-related gene expression in broiler chickens.

Scientific reports·2026
Same journal

Perceived physical activity barriers in university students: associations with fatigue and eating behaviours.

Scientific reports·2026
Same journal

Refuge limitation structures habitat use in agricultural landscapes: evidence from Sunda pangolins.

Scientific reports·2026
Same journal

Lightweight stateless transaction verification with outsourced witness updates for UTXO blockchains.

Scientific reports·2026
See all related articles

Related Experiment Video

Updated: Jul 17, 2025

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

7.8K

Three-dimensional vertical structural electrochemical random access memory for high-density integrated synapse

Hyejin Kim1, Jongseon Seo1, Seojin Cho1

  • 1Department of Electronic Materials Engineering, Kwangwoon University, Seoul, 01897, Republic of Korea.

Scientific Reports
|August 31, 2023
PubMed
Summary
This summary is machine-generated.

Researchers developed a high-density vertical structure for three-terminal electrochemical random access memory (3T ECRAM) devices. This innovation overcomes area limitations, enabling high-density integration and mass production feasibility for advanced synaptic electronics.

More Related Videos

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K
Interfacing 3D Engineered Neuronal Cultures to Micro-Electrode Arrays: An Innovative In Vitro Experimental Model
09:47

Interfacing 3D Engineered Neuronal Cultures to Micro-Electrode Arrays: An Innovative In Vitro Experimental Model

Published on: October 18, 2015

10.1K

Related Experiment Videos

Last Updated: Jul 17, 2025

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

7.8K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K
Interfacing 3D Engineered Neuronal Cultures to Micro-Electrode Arrays: An Innovative In Vitro Experimental Model
09:47

Interfacing 3D Engineered Neuronal Cultures to Micro-Electrode Arrays: An Innovative In Vitro Experimental Model

Published on: October 18, 2015

10.1K

Area of Science:

  • Materials Science
  • Electrical Engineering
  • Computer Engineering

Background:

  • Three-terminal (3T) structured electrochemical random access memory (ECRAM) offers improved synaptic characteristics for neuromorphic computing.
  • Existing 3T ECRAM designs face limitations in integration density due to larger area requirements compared to 2T devices.

Purpose of the Study:

  • To develop a high-density vertical structure for 3T ECRAM devices.
  • To demonstrate the feasibility of mass production using complementary metal-oxide semiconductor (CMOS)-compatible processes.

Main Methods:

  • Fabrication of a novel high-density vertical 3T ECRAM structure.
  • Utilization of CMOS-compatible materials and standard 8-inch wafer processing.

Main Results:

  • Successful development of a vertical 3T ECRAM structure.
  • Demonstration of CMOS fabrication feasibility for mass production.

Conclusions:

  • The developed vertical 3T ECRAM structure significantly enhances integration density.
  • The study confirms the potential for cost-effective mass production of advanced synaptic devices.