Related Experiment Video
Updated: Jul 14, 2025

Author Spotlight: Introduction to Active Probe Atomic Force Microscopy with Quattro-Parallel Cantilever Arrays
Published on: June 13, 2023
High-speed and energy-efficient asynchronous carry look-ahead adder
Padmanabhan Balasubramanian1, Weichen Liu1
1School of Computer Science and Engineering, Nanyang Technological University, Singapore, Singapore.
This study introduces novel asynchronous carry look-ahead adders (CLAs) for faster and more energy-efficient computing. The block CLA (BCLA) design significantly optimizes performance metrics like delay, area, and power consumption.
Area of Science:
- Computer Engineering
- Digital Circuit Design
- VLSI Design
Background:
- Addition is a critical arithmetic operation in processors.
- High-speed and energy-efficient adder design is crucial for practical applications.
- Asynchronous design offers potential advantages in speed and power.
Purpose of the Study:
- To design and evaluate novel asynchronous carry look-ahead adders (CLAs).
- To compare the performance of a standard CLA (SCLA) and a block CLA (BCLA).
- To optimize adder designs for reduced cycle time, area, power, and energy consumption.
Main Methods:
- Development of monotonic, dual-rail encoded CLAs using RZH and ROH protocols.
- Implementation using 28-nm CMOS process technology.
- Performance comparison of the proposed SCLA and BCLA against state-of-the-art asynchronous adders.
Main Results:
- The proposed BCLA demonstrates significant improvements over the SCLA.
- For a 32-bit addition, BCLA achieved up to 32.6% reduction in cycle time, 29% in area, 4.3% in power, and 35.5% in energy (RZH).
- BCLA also showed reductions in cycle time and power/energy compared to other asynchronous adders.
Conclusions:
- The novel asynchronous BCLA offers superior performance compared to SCLA and existing designs.
- The proposed BCLA is a promising solution for high-speed and energy-efficient digital processing.
- Asynchronous adders, particularly the BCLA, are key for advancing processor efficiency.
Related Concept Videos
Simplified Synchronous Machine Model
In this model, each generator is connected to a...
Phasor Arithmetics
When the derivative of a sinusoid is taken in the time domain, it transforms into its corresponding phasor multiplied by j-omega (jω) in the phasor domain, where j is the imaginary unit, and ω is the angular...
Fast Decoupled and DC Powerflow
Conjugate Addition (1,4-Addition) vs Direct Addition (1,2-Addition)
Conjugate addition results in a thermodynamically stable product. The reaction retains the stronger C=O bond at the expense of the weaker C=C π bond. The process is slow as the β carbon is less electrophilic than the carbonyl carbon.
Direct addition products are...
Operational Amplifiers
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.

