Related Experiment Video
Updated: Jul 13, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
The Stack Optimization of Magnetic Heterojunction Structures for Next-Generation Spintronic Logic Applications.
Jaehun Cho1, Jinyong Jung2, Seong Bok Kim1
1Division of Nanotechnology, Daegu Gyeongbuk Institute of Science and Technology (DGIST), Daegu 42988, Republic of Korea.
An ultrathin platinum layer suppresses interfacial Dzyaloshinskii-Moriya interaction in magnetic heterojunctions, enabling robust interlayer coupling. This optimization is crucial for next-generation spintronic logic devices and novel NOT gate designs.
Area of Science:
- Condensed Matter Physics
- Materials Science
- Spintronics
Background:
- Magnetic heterojunctions are key for spintronic devices.
- Interfacial Dzyaloshinskii-Moriya interaction (DMI) and interlayer exchange coupling (IEC) are critical parameters.
- Controlling these interactions is essential for device functionality.
Purpose of the Study:
- To engineer magnetic heterojunctions with suppressed interfacial DMI.
- To maintain sustainable long-range interlayer exchange coupling.
- To optimize multilayer stacks for spintronic logic applications.
Main Methods:
- Fabrication of magnetic heterojunctions with an ultrathin platinum insertion layer.
- Systematic inelastic light scattering spectroscopy measurements.
- Tuning ruthenium layer thickness to control exchange couplings.
Main Results:
- Suppression of interfacial Dzyaloshinskii-Moriya interaction (DMI) by the platinum insertion layer.
- Restoration of system symmetry and minimization of DMI.
- Maintenance of strong interlayer exchange coupling (IEC).
- Observation of synthetic ferromagnetic and antiferromagnetic couplings.
- Demonstration of minimized domain wall tilting and positioning issues.
Conclusions:
- Optimized magnetic multilayer stacks with Pt insertion layers are suitable for spintronic logic.
- The engineered structures avoid critical issues like domain wall tilting.
- Synthetic antiferromagnetic coupling offers a new route for current-induced domain wall motion NOT gates.
Related Concept Videos
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Semiconductors
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...

