Related Experiment Video
Updated: Jul 12, 2025

A Method for Growing Bio-memristors from Slime Mold
Published on: November 2, 2017
Design and Application of Memristive Balanced Ternary Univariate Logic Circuit
Xiaoyuan Wang1,2, Xinrui Zhang2, Chuantao Dong2
1Wenzhou Institute of Hangzhou Dianzi University, Wenzhou 325024, China.
Abstract:
This paper proposes a unique memristor-based design scheme for a balanced ternary digital logic circuit. First, a design method of a single-variable logic function circuit is proposed. Then, by combining with a balanced ternary multiplexer, some common application-type combinational logic circuits are proposed, including a balanced ternary half adder, multiplier and numerical comparator. The above circuits are all simulated and verified in LTSpice, which demonstrate the feasibility of the proposed scheme.
More Related Videos
Related Concept Videos
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Bipolar Junction Transistor
Relation between Mathematical Equations and Block Diagrams
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...

