Related Experiment Video
Updated: Jul 11, 2025

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
Published on: December 7, 2015
Approaching Theoretical Limits in the Performance of Printed P-Type CuI Transistors via Room Temperature Vacancy
Yonghyun Albert Kwon1, Jin Hyeon Kim2, Sunil V Barma2
1Department of Chemical and Biomolecular Engineering, Yonsei University, Seoul, 03722, Republic of Korea.
Abstract:
Development of a novel high performing inorganic p-type thin film transistor could pave the way for new transparent electronic devices. This complements the widely commercialized n-type counterparts, indium-gallium-zinc-oxide (IGZO). Of the few potential candidates, copper monoiodide (CuI) stands out. It boasts visible light transparency and high intrinsic hole mobility (>40 cm2 V-1 s-1 ), and is suitable for various low-temperature processes. However, the performance of reported CuI transistors is still below expected mobility, mainly due to the uncontrolled excess charge- and defect-scattering from thermodynamically favored formation of copper and iodine vacancies. Here, a solution-processed CuI transistor with a significantly improved mobility is reported. This enhancement is achieved through a room-temperature vacancy-engineering processing strategy on high-k dielectrics, sodium-embedded alumina. A thorough set of chemical, structural, optical, and electrical analyses elucidates the processing-dependent vacancy-modulation and its corresponding transport mechanism in CuI. This encompasses defect- and phonon-scattering, as well as the delocalization of charges in crystalline domains. As a result, the optimized CuI thin film transistors exhibit exceptionally high hole mobility of 21.6 ± 4.5 cm2 V-1 s-1 . Further, the successful operation of IGZO-CuI complementary logic gates confirms the applicability of the device.
More Related Videos
05:39Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
06:57Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
Published on: July 17, 2020
Related Concept Videos
P-N junction
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...