Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Experiment Video

Updated: Jul 10, 2025

Microfluidic Imaging Flow Cytometry by Asymmetric-detection Time-stretch Optical Microscopy ATOM
07:19

Microfluidic Imaging Flow Cytometry by Asymmetric-detection Time-stretch Optical Microscopy ATOM

Published on: June 28, 2017

10.3K

An FPGA-Based High-Performance Stateful Packet Processing Method.

Rui Lu1,2, Zhichuan Guo1,2,3

  • 1National Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences, No. 21, North Fourth Ring Road, Haidian District, Beijing 100190, China.

Micromachines
|November 25, 2023
PubMed
Summary
This summary is machine-generated.

Related Concept Videos

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Trends in long COVID among US adults, 2022-2024.

Frontiers in public health·2026
Same author

Effect of early lollipop sucking in the post-anesthesia care unit on recovery quality in children undergoing outpatient dental treatment under general anesthesia: a prospective randomized controlled trial.

BMC anesthesiology·2026
Same author

Comparative efficacy of trauma scoring for predicting in-hospital mortality in elderly patients in China and Thailand: A multicenter retrospective study.

PloS one·2026
Same author

Efficient alcoholysis of saponins to diosgenin catalyzed by sulfonated biochar from Dioscorea zingiberensis residue.

Bioresource technology·2026
Same author

Associations of Dietary and Circulating Choline and Glycine With Bone Mineral Density: UK Biobank Analyses With Mendelian Randomization.

International journal of endocrinology·2026
Same author

Linking environmental concentrations to cytotoxic mechanisms in second-hand vapor exposure of electronic cigarette via an integrated approach for in vitro toxicity assessment.

Environmental pollution (Barking, Essex : 1987)·2026
Same journal

Correction: Kang et al. Fluid Flow to Electricity: Capturing Flow-Induced Vibrations with Micro-Electromechanical-System-Based Piezoelectric Energy Harvester. <i>Micromachines</i> 2024, <i>15</i>, 581.

Micromachines·2026
Same journal

Femtosecond Laser Texturing of Wood Coatings with Bio-Based Epoxy and Wax Additives for Enhanced Hydrophobicity.

Micromachines·2026
Same journal

Engineering of Optoelectronic Devices for Renewable Energy Applications.

Micromachines·2026
Same journal

Phase Transformation and Electrochemical Behavior of Hexagonal TiO<sub>2</sub> Nanotubes Under Different Annealing Temperatures and Heating Rates.

Micromachines·2026
Same journal

Process Optimization and Predictive Modeling of Femtosecond Laser Precision Milling for Commercial PMMA Slices.

Micromachines·2026
Same journal

A Hybrid Preprocessing Multi-Objective Surrogate Model for Thermal MEMS Actuators.

Micromachines·2026
See all related articles

This study introduces a high-performance Field Programmable Gate Array (FPGA)-based approach for stateful data planes. It enhances packet processing efficiency and ensures flow state consistency using dynamic scheduling, improving overall network performance.

Area of Science:

  • Computer Engineering
  • Network Engineering
  • Hardware Acceleration

Background:

  • Stateful data planes offer improved packet processing efficiency by offloading state and control logic from controllers.
  • Existing stateful data plane implementations struggle with state consistency and throughput limitations.
  • Field Programmable Gate Arrays (FPGAs) present a potential hardware solution for high-performance packet processing.

Purpose of the Study:

  • To present a novel high-performance, FPGA-based approach for stateful packet processing.
  • To address the challenges of state consistency and throughput in stateful data planes.
  • To demonstrate the effectiveness of the Packet Header Vector (PHV) dynamic scheduling technique.

Main Methods:

  • Implementation of a stateful data plane on an FPGA.
Keywords:
FPGAPHV dynamic schedulingconfigurablestateful data plane

More Related Videos

Large Scale Energy Efficient Sensor Network Routing Using a Quantum Processor Unit
05:30

Large Scale Energy Efficient Sensor Network Routing Using a Quantum Processor Unit

Published on: September 8, 2023

583
Quasi-light Storage for Optical Data Packets
07:45

Quasi-light Storage for Optical Data Packets

Published on: February 6, 2014

10.9K

Related Experiment Videos

Last Updated: Jul 10, 2025

Microfluidic Imaging Flow Cytometry by Asymmetric-detection Time-stretch Optical Microscopy ATOM
07:19

Microfluidic Imaging Flow Cytometry by Asymmetric-detection Time-stretch Optical Microscopy ATOM

Published on: June 28, 2017

10.3K
Large Scale Energy Efficient Sensor Network Routing Using a Quantum Processor Unit
05:30

Large Scale Energy Efficient Sensor Network Routing Using a Quantum Processor Unit

Published on: September 8, 2023

583
Quasi-light Storage for Optical Data Packets
07:45

Quasi-light Storage for Optical Data Packets

Published on: February 6, 2014

10.9K
  • Utilizing the Packet Header Vector (PHV) dynamic scheduling technique for state management.
  • Experimental evaluation of the proposed approach's performance and latency.
  • Main Results:

    • The proposed FPGA-based method achieves operational speeds of 200 MHz.
    • Introduced latency ranges from 3 to 12 microseconds.
    • The approach demonstrates a significant degree of programmability for flexible network functions.

    Conclusions:

    • The FPGA-based stateful data plane effectively ensures flow state consistency.
    • The PHV dynamic scheduling technique contributes to high-performance packet processing.
    • This method offers a viable solution for enhancing network efficiency and programmability.