Related Experiment Video
Updated: Jul 8, 2025

08:58
Seedless Growth of Bismuth Nanowire Array via Vacuum Thermal Evaporation
Published on: December 21, 2015
8.5K
Formation and characterization of Group IV semiconductor nanowires
Naoki Fukata1,2, Wipakorn Jevasuwan1
1Research Center for Materials Nanoarchitectonics, National Institute for Materials Science, Tsukuba 305-0044, Japan.
Nanotechnology
|December 14, 2023
Summary
Controlling semiconductor nanowire (NW) formation is key for next-gen devices. Core-shell structures with silicon-germanium heterojunctions offer high-mobility transistors by separating doping from carrier transport.
Area of Science:
- Materials Science
- Nanotechnology
- Semiconductor Physics
Background:
- Semiconductor nanowires (NWs) are crucial for next-generation electronic devices.
- Controlling NW formation, doping, and heterojunctions is essential for tuning functionality.
- Existing bottom-up NW growth methods can damage surfaces, necessitating post-formation defect removal.
Purpose of the Study:
- To introduce methods for the formation and characterization of semiconductor nanowires.
- To present a top-down approach for NW size and alignment control.
- To explore strategies for enhancing NW functionality, specifically addressing impurity-induced mobility reduction.
Main Methods:
- Utilizing a top-down fabrication method for controlled NW size and alignment.
- Employing various characterization techniques to evaluate impurity bonding states and electrical activity.
- Investigating core-shell nanowire structures with silicon-germanium heterojunctions.
Main Results:
- The top-down method offers advantages over bottom-up techniques by avoiding surface damage.
- Impurity doping in NWs typically decreases carrier mobility due to scattering effects.
- Core-shell NWs successfully separate doped regions from carrier transport pathways.
Conclusions:
- Semiconductor nanowire fabrication and characterization are critical for advanced devices.
- Top-down methods provide superior control over NW formation compared to bottom-up approaches.
- Core-shell NWs with Si-Ge heterojunctions present a promising solution for high-mobility transistors.

