Related Experiment Video
Updated: Jul 5, 2025

Microfluidic Platform with Multiplexed Electronic Detection for Spatial Tracking of Particles
Published on: March 13, 2017
Bilayer LDPC Codes Combined with Perturbed Decoding for MLC NAND Flash Memory
Lingjun Kong1, Haiyang Liu2, Wentao Hou3
1Faculty of Network and Telecommunication Engineering, Jinling Institute of Technology, Nanjing 211169, China.
Abstract:
This paper presents a coding scheme based on bilayer low-density parity-check (LDPC) codes for multi-level cell (MLC) NAND flash memory. The main feature of the proposed scheme is that it exploits the asymmetric properties of an MLC flash channel and stores the extra parity-check bits in the lower page, which are activated only after the decoding failure of the upper page. To further improve the performance of the error correction, a perturbation process based on the genetic algorithm (GA) is incorporated into the decoding process of the proposed coding scheme, which can convert uncorrectable read sequences into error-correctable regions of the corresponding decoding space by introducing GA-trained noises. The perturbation decoding process is particularly efficient at low program-and-erase (P/E) cycle regions. The simulation results suggest that the proposed bilayer LDPC coding scheme can extend the lifetime of MLC NAND flash memory up to 10,000 P/E cycles. The proposed scheme can achieve a better balance between performance and complexity than traditional single LDPC coding schemes. All of these findings indicate that the proposed coding scheme is suitable for practical purposes in MLC NAND flash memory.
More Related Videos
Related Concept Videos
LC Circuits
¹³C NMR: Distortionless Enhancement by Polarization Transfer (DEPT)
Long-term Potentiation
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
Clamper Circuit
Within this circuit, the diode's orientation prompts the capacitor to charge up to the level of the most negative peak of the input signal. Upon reaching this state, the diode ceases to...

