Related Experiment Video
Updated: Jun 30, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
Interface engineering for facile switching of bulk-strong polarization in Si-compatible vertical superlattices
Pawan Kumar1, Jun Hee Lee2,3
1Department of Energy Engineering, School of Energy and Chemical Engineering, Ulsan National Institute of Science and Technology (UNIST), Ulsan, 44919, Republic of Korea.
Abstract:
Ferroelectric thin films incorporating different compositional layers have emerged as a promising approach for enhancing properties and performance of electronic devices. In recent years, superlattices utilizing various interactions between their constituent layers have been used to reveal unusual properties, such as improper ferroelectricity, charged domain walls, and negative capacitance in conventional ferroelectrics. Herein, we report a symmetry scheme based on the interface engineering in which the inherent cell-doubling symmetry allowed atomic distortions (phonons) in any vertically aligned superlattice activate novel interface couplings among atomic distortions of different symmetries and fundamentally improve the ferroelectric properties. In a materialized case, the ionic size difference between Hf4+ and Ce4+ in the HfO2/CeO2 (HCO) ferroelectric/paraelectric superlattice leads to these couplings. These couplings mitigate the phase boundary between polar and non-polar phases, and facilitate polarization switching with a remarkably low coercive field ( ) while preserving the original magnitude of the bulk HfO2 polarization and its scale-free ferroelectric characteristics. We show that the cell-doubled distortions present in any vertical superlattice have unique implications for designing low-voltage ferroelectric switching while retaining bulk-strong charge storing capacities in Si-compatible memory candidates.
More Related Videos
05:39Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
06:57Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
Published on: July 17, 2020
Related Concept Videos
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Types of Semiconductors
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...