Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of FET01:22

Biasing of FET

269
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
269
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

254
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
254
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

333
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
333
Non-ohmic Devices00:51

Non-ohmic Devices

1.1K
In most substances, the current flow is proportional to the voltage applied to it. A simple relationship between the values of current, voltage, and resistance is known as Ohm's law. Nonohmic devices do not exhibit a linear relationship between voltage and current. One such device is the semiconducting circuit element known as a diode. A diode is a circuit device that allows current flow in only one direction.
Consider a simple circuit consisting of a battery, a diode, and a resistor. A...
1.1K
Field Effect Transistor01:29

Field Effect Transistor

399
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
399
Biasing of P-N Junction01:16

Biasing of P-N Junction

528
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
528

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Peroxisomal Degradation Correlates with the Progression of Kidney Injury in a UUO Mouse Model.

Biology·2026
Same author

Effects of Dietary Choline Supplementation on Production Performance and Liver Characteristics in Late-Laying Hens.

Animals : an open access journal from MDPI·2026
Same author

Incidence and Prognostic Implications of Mental Disorders Among Patients With a Permanent Pacemaker: A Nationwide Cohort Study.

Journal of the American Heart Association·2026
Same author

Defining the Therapeutic Ceiling of Endovascular Thrombectomy in Large-Core Stroke: Beyond the Limits of ASPECTS.

Stroke·2026
Same author

The Risks of Mortality, Cardiovascular Events, and Pulmonary Complications in Cancer Patients Who Smoke Cigarettes and Switch to E-Cigarettes: South Korea, 2015‒2022.

American journal of public health·2026
Same author

Peroxisome Carrier SLC25A17: Potential Biomarker for Peroxisome Dysfunction and Human Disease.

International journal of molecular sciences·2026

Related Experiment Video

Updated: Jun 29, 2025

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
11:25

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications

Published on: April 21, 2016

11.1K

Core-insulator embedded nanosheet field-effect transistor for suppressing device-to-device variations.

Donghwi Son1, Hyunwoo Lee1, Hyunsoo Kim1

  • 1Department of Electrical Engineering, Sejong University, Seoul, 05006, Korea.

Scientific Reports
|March 30, 2024
PubMed
Summary

Core-insulator-embedded nanosheet field-effect transistors (C-NSFETs) offer superior performance and reduced variability compared to traditional nanosheet field-effect transistors (NSFETs). This advancement stems from improved gate control and resilience against manufacturing variations.

More Related Videos

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.6K
Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

7.7K

Related Experiment Videos

Last Updated: Jun 29, 2025

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
11:25

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications

Published on: April 21, 2016

11.1K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.6K
Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

7.7K

Area of Science:

  • Semiconductor device physics
  • Advanced transistor technology

Background:

  • Nanosheet field-effect transistors (NSFETs) are emerging as a promising alternative to FinFETs for enhanced performance and energy efficiency.
  • Device-to-device (D2D) variability remains a critical challenge in scaling NSFETs.

Purpose of the Study:

  • To investigate the performance and D2D variability of core-insulator-embedded nanosheet field-effect transistors (C-NSFETs).
  • To compare C-NSFETs against conventional NSFETs using three-dimensional device simulations.

Main Methods:

  • Three-dimensional device simulations were employed to analyze C-NSFET characteristics.
  • Key performance metrics such as subthreshold slope and off-current were evaluated.
  • The impact of variations in nanosheet thickness and doping concentration on device variability was assessed.

Main Results:

  • C-NSFETs demonstrated enhanced direct-current (DC) performance, including a steeper subthreshold slope and lower off-current.
  • The C-NSFET design exhibited significant resilience against D2D variations in critical structural and doping parameters.
  • The study highlighted the critical role of thermal oxidation in forming core-insulating layers for optimal performance.

Conclusions:

  • C-NSFETs present a viable pathway for overcoming the limitations of conventional NSFETs, particularly concerning performance and variability.
  • The core-insulator structure effectively improves gate electrostatic control and mitigates manufacturing-induced variations.
  • Optimized thermal oxidation processes are essential for realizing the full potential of C-NSFETs.