Related Experiment Video
Updated: Jun 25, 2025

Evaluation of Fluid Overload by Bioelectrical Impedance Vectorial Analysis
Published on: August 17, 2022
High-Voltage Cable Buffer Layer Ablation Fault Identification Based on Artificial Intelligence and Frequency Domain
Jiajun Liu1, Mingchao Ma1, Xin Liu1
1School of Electrical Engineering, Xi'an University of Technology, Xi'an 710054, China.
Abstract:
In recent years, the occurrence of high-voltage cable buffer layer ablation faults has become frequent, posing a serious threat to the safe and stable operation of cables. Failure to promptly detect and address such faults may lead to cable breakdowns, impacting the normal operation of the power system. To overcome the limitations of existing methods for identifying buffer layer ablation faults in high-voltage cables, a method for identifying buffer layer ablation faults based on frequency domain impedance spectroscopy and artificial intelligence is proposed. Firstly, based on the cable distributed parameter model and frequency domain impedance spectroscopy, a mathematical model of the input impedance of a cable containing buffer layer ablation faults is derived. Through a simulation, the input impedance spectroscopy at the first end of the cables under normal conditions, buffer layer ablation, local aging, and inductive faults is performed, enabling the identification of inductive and capacitive faults through a comparative analysis. Secondly, the frequency domain amplitude spectroscopy of the buffer layer ablation and local aging faults are used as datasets and are input into a neural network model for training and validation to identify buffer layer ablation and local aging faults. Finally, using multiple evaluation metrics to assess the neural network model validates the superiority of the MLP neural network in cable fault identification models and experimentally confirms the effectiveness of the proposed method.
More Related Videos
07:51Voltage Biasing, Cyclic Voltammetry, & Electrical Impedance Spectroscopy for Neural Interfaces
Published on: February 24, 2012
10:52Design, Instrumentation and Usage Protocols for Distributed In Situ Thermal Hot Spots Monitoring in Electric Coils using FBG Sensor Multiplexing
Published on: March 8, 2020
Related Concept Videos
Fault Types
For line-to-line faults occurring between phases B and C, the...
Three-Phase Short Circuit—Unloaded Synchronous Machine
This behavior occurs due to the magnetic flux produced by the short-circuit armature currents. Initially, these currents follow high-reluctance paths but eventually shift to...
Bus Impedance Matrix
In the first circuit, all machine voltage sources are short-circuited, leaving only the prefault voltage source at the fault location. The positive-sequence bus impedance matrix can be determined by solving the nodal equations,...
Line Protection with Impedance Relays
Under normal conditions, low load currents keep the measured...
Insulation Coordination
Power System Three-Phase Short Circuits