Related Experiment Video
Updated: Jun 15, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
A Lie algebraic theory of barren plateaus for deep parameterized quantum circuits
Michael Ragone1, Bojko N Bakalov2, Frédéric Sauvage3
1Department of Mathematics, University of California Davis, Davis, USA.
Abstract:
Variational quantum computing schemes train a loss function by sending an initial state through a parametrized quantum circuit, and measuring the expectation value of some operator. Despite their promise, the trainability of these algorithms is hindered by barren plateaus (BPs) induced by the expressiveness of the circuit, the entanglement of the input data, the locality of the observable, or the presence of noise. Up to this point, these sources of BPs have been regarded as independent. In this work, we present a general Lie algebraic theory that provides an exact expression for the variance of the loss function of sufficiently deep parametrized quantum circuits, even in the presence of certain noise models. Our results allow us to understand under one framework all aforementioned sources of BPs. This theoretical leap resolves a standing conjecture about a connection between loss concentration and the dimension of the Lie algebra of the circuit's generators.
Related Concept Videos
First-Order Circuits
One common example of a first-order circuit is the RC (resistor-capacitor) circuit. These circuits are used in relaxation oscillators such as neon lamp oscillator circuits. When voltage is...
Second-Order Circuits
Input signals typically originate from voltage or current sources, with the output often representing voltage across the capacitor and/or current through the inductor. For example, in...
Relation between Mathematical Equations and Block Diagrams
SFG Algebra
Each node in an SFG corresponds to a variable, and the interactions between nodes are represented by branches with associated gains. When multiple branches lead into a node, the value at that node is the sum of the...
Block Diagram Reduction
The first step in this process is the identification and relocation of a branch point. A branch point, where a...
Network Function of a Circuit

