Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

302
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
302
Bipolar Junction Transistor01:22

Bipolar Junction Transistor

574
Bipolar Junction Transistors (BJTs) are essential elements in electronic circuits, playing a crucial role in the functionality of amplifiers, memories, and microprocessors. These transistors can be designed as NPN or PNP based on their doping patterns. They consist of three layers: the emitter, base, and collector. The configuration of these layers and their respective doping levels—with N-type or P-type impurities—define the transistor's type and its operational...
574
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

215
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
215
Biasing of FET01:22

Biasing of FET

217
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
217
Biasing of P-N Junction01:16

Biasing of P-N Junction

422
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
422
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

296
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
296

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Inverse Design of Optical Color Routers with Improved Fabrication Compatibility.

Nanomaterials (Basel, Switzerland)·2026
Same author

Meta-amplified dark-field interferometric scattering microscopy.

Nature communications·2026
Same author

Functionalized Nanofinger Enhances Pretrained Language Model Performance for Ultrafast Early Warning of Heart Attacks.

ACS applied bio materials·2025
Same author

Second-harmonic radiation by on-chip integrable mirror-symmetric nanodimers with sub-nanometric plasmonic gap.

Nanophotonics (Berlin, Germany)·2025
Same author

Ultralow Power In-Sensor Neuronal Computing with Oscillatory Retinal Neurons for Frequency-Multiplexed, Parallel Machine Vision.

ACS nano·2024
Same author

End-to-End Diverse Metasurface Design and Evaluation Using an Invertible Neural Network.

Nanomaterials (Basel, Switzerland)·2023

Related Experiment Video

Updated: Jun 5, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.5K

Reconfigurable van der Waals Junction Field Effect Transistor with Anchored Threshold and Enhanced Subthreshold Swing

Ting-Hao Hsu1, Hefei Liu1,2, Han-Ting Liao1

  • 1Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California 90089, United States.

ACS Nano
|December 10, 2024
PubMed
Summary

This study introduces a new van der Waals junction field effect transistor (JFET) using WSe2/MoS2 heterojunctions for efficient reconfigurable circuits. The optimized design improves logic gate performance, offering symmetric characteristics and reduced power consumption.

Keywords:
junction field effect transistor (JFET)reconfigurable field effect transistor (RFET)transition metal dichalcogenides (TMDCs)tungsten diselenide (WSe2)van der Waals heterojunctions

More Related Videos

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.2K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.4K

Related Experiment Videos

Last Updated: Jun 5, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.5K
Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.2K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.4K

Area of Science:

  • Materials Science
  • Electronics Engineering
  • Semiconductor Physics

Background:

  • Reconfigurable circuits offer enhanced versatility but often face challenges with asymmetric device characteristics.
  • Existing field-effect transistors can exhibit performance limitations due to unmatched threshold voltages and high subthreshold swing.

Purpose of the Study:

  • To investigate the potential of van der Waals junction field-effect transistors (JFETs) for advanced reconfigurable circuits.
  • To address the asymmetric transfer curve issue in reconfigurable devices through an optimized gate design.

Main Methods:

  • Fabrication of a reconfigurable JFET using WSe2/MoS2 van der Waals heterojunctions.
  • Implementation of an optimized polarity gate design to control threshold voltages and subthreshold swing.
  • Demonstration of complementary JFET inverters and various logic gates (NOR/NAND, XOR/XNOR).

Main Results:

  • The proposed WSe2/MoS2 JFET exhibits symmetric transfer characteristics and excellent switching behavior.
  • Achieved a high noise margin of 96.3% and a gain of 153.82 in JFET inverters.
  • Successfully constructed reconfigurable logic gates with sharp switching and symmetric profiles, demonstrating reduced power consumption.

Conclusions:

  • The optimized WSe2/MoS2 JFET design effectively resolves asymmetry issues in reconfigurable circuits.
  • This approach paves the way for high-performance, low-power, and versatile reconfigurable electronics within the CMOS framework.
  • The developed JFET technology shows significant promise for next-generation electronic systems.