Related Experiment Video
Updated: Jun 5, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
Reconfigurable van der Waals Junction Field Effect Transistor with Anchored Threshold and Enhanced Subthreshold Swing
Ting-Hao Hsu1, Hefei Liu1,2, Han-Ting Liao1
1Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California 90089, United States.
This study introduces a new van der Waals junction field effect transistor (JFET) using WSe2/MoS2 heterojunctions for efficient reconfigurable circuits. The optimized design improves logic gate performance, offering symmetric characteristics and reduced power consumption.
Area of Science:
- Materials Science
- Electronics Engineering
- Semiconductor Physics
Background:
- Reconfigurable circuits offer enhanced versatility but often face challenges with asymmetric device characteristics.
- Existing field-effect transistors can exhibit performance limitations due to unmatched threshold voltages and high subthreshold swing.
Purpose of the Study:
- To investigate the potential of van der Waals junction field-effect transistors (JFETs) for advanced reconfigurable circuits.
- To address the asymmetric transfer curve issue in reconfigurable devices through an optimized gate design.
Main Methods:
- Fabrication of a reconfigurable JFET using WSe2/MoS2 van der Waals heterojunctions.
- Implementation of an optimized polarity gate design to control threshold voltages and subthreshold swing.
- Demonstration of complementary JFET inverters and various logic gates (NOR/NAND, XOR/XNOR).
Main Results:
- The proposed WSe2/MoS2 JFET exhibits symmetric transfer characteristics and excellent switching behavior.
- Achieved a high noise margin of 96.3% and a gain of 153.82 in JFET inverters.
- Successfully constructed reconfigurable logic gates with sharp switching and symmetric profiles, demonstrating reduced power consumption.
Conclusions:
- The optimized WSe2/MoS2 JFET design effectively resolves asymmetry issues in reconfigurable circuits.
- This approach paves the way for high-performance, low-power, and versatile reconfigurable electronics within the CMOS framework.
- The developed JFET technology shows significant promise for next-generation electronic systems.
Related Concept Videos
Field Effect Transistor
Bipolar Junction Transistor
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...

