Related Experiment Video
Updated: May 24, 2025

08:30
Monovalent Cation Doping of CH3NH3PbI3 for Efficient Perovskite Solar Cells
Published on: March 19, 2017
16.5K
Controllable p-Type Doping Strategy for High-Performance 2D Material Complementary Inverters
Hao Wu1, Jiawei Xue1, Zheng Wu1
1School of Flexible Electronics, Nanjing Tech University, Nanjing 211816, China.
ACS Applied Materials & Interfaces
|March 4, 2025
Summary
Researchers developed a controllable surface oxidation method for tungsten diselenide (WSe2) transistors. This technique precisely modulates p-type doping, enhancing carrier density without affecting mobility, crucial for advanced semiconductor devices.
Area of Science:
- Materials Science
- Condensed Matter Physics
- Semiconductor Device Engineering
Background:
- Achieving controllable p-type doping in 2D semiconductors like tungsten diselenide (WSe2) is critical for modulating electrical properties in semiconductor devices.
- Current doping strategies often struggle with precise control, particularly for p-type modulation in WSe2.
Purpose of the Study:
- To present a novel, controllable doping strategy for WSe2 transistors using surface oxidation.
- To demonstrate the modulation of carrier density and threshold voltage through controlled oxidation.
- To evaluate the performance of doped WSe2 transistors in complementary metal-oxide-semiconductor (CMOS) devices.
Main Methods:
- Surface oxidation of WSe2 transistors at 200 °C in air for controlled durations.
- Characterization of carrier density and mobility modulation in WSe2 channels.
- Fabrication and testing of CMOS inverters using doped p-type WSe2 transistors.
Main Results:
- Precise modulation of hole density in WSe2 from 1 x 10^11 cm^-2 to 3.5 x 10^12 cm^-2 was achieved by varying oxidation time.
- High carrier mobility (94.3 cm^2·V^-1·s^-1) was maintained during the doping process.
- Doped p-type WSe2 transistors in a CMOS inverter exhibited a high gain (52) and low static power (0.256 nW) at 1 V bias.
Conclusions:
- Surface oxidation offers a reliable method for controllable p-type doping of WSe2 transistors.
- This technique enables balanced carrier transport for n-type and p-type transistors in CMOS circuits.
- The findings support the fabrication of high-performance and reliable 2D electronic circuits.
Related Concept Videos
Biasing of Metal-Semiconductor Junctions
188
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
188
MOSFET: Enhancement Mode
259
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
259
P-N junction
442
A p-n junction is formed when p-type and n-type semiconductor materials are joined together. At the interface of the p-n junction, holes from the p-side and electrons from the n-side begin to diffuse into the opposite sides due to the concentration gradient. This diffusion of carriers leads to a region around the junction where there are no free charge carriers, known as the depletion region. The charge density within the depletion region for the n-side and p-side can be described by the...
442
Biasing of FET
203
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
203
Biasing of P-N Junction
387
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
387
Types of Semiconductors
476
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
476

