Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

269
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
269
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

256
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
256
Electrostatic Boundary Conditions in Dielectrics01:27

Electrostatic Boundary Conditions in Dielectrics

1.1K
When an electric field passes from one homogeneous medium to another, crossing the boundary between the two mediums imparts a discontinuity in the electric field. This results in electrostatic boundary conditions that depend on the type of mediums the field propagates through.
Consider a case where both the mediums across a boundary are two different dielectric materials. Recall that the electric field and electric displacement are proportional and related through the material's...
1.1K
MOSFET01:16

MOSFET

402
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
402
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

264
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
264
Fermi Level Dynamics01:12

Fermi Level Dynamics

210
The vacuum level denotes the energy threshold required for an electron to escape from a material surface. It is usually positioned above the conduction band of a semiconductor and acts as a benchmark for comparing electron energies within various materials.
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
210

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Metallic tellurium for p-type contacts of two-dimensional MoTe<sub>2</sub> field-effect transistors.

Nature communications·2026
Same author

Brain-inspired neural networks: neuromorphic devices and their practical applications.

Nanotechnology·2025
Same author

11-bit two-dimensional floating-gate memories.

Nature communications·2025
Same author

In-Sensor Compressed Imaging with Reconstruction-Free Recognition via Ferroelectric Photodiodes.

Nano letters·2025
Same author

Designing Nonplanar Electron Acceptors for High-Performance Organic Photodetectors: Mechanism Analysis and Application in Gesture Recognition.

ACS nano·2025
Same author

CMOS-Compatible Fabrication of 2D Semiconductor-Based CFETs via High-<i>k</i> Dielectric van der Waals Encapsulation.

Nano letters·2025
Same journal

Delocalized Redox Framework of Indanthrone Enables Low-Strain and Durable Mn<sup>2+</sup>/H<sup>+</sup> Storage in Aqueous Batteries.

Small methods·2026
Same journal

Sandgrouse Feather-Inspired Multiscale Hierarchical Microstructured Surfaces via IICSA for Controlled Liquid Regulation.

Small methods·2026
Same journal

Smart Antibacterial Janus Fabric Based on PVDF/Ag-Decorated-MXene for Unidirectional Water Transport and Thermal Management.

Small methods·2026
Same journal

Synergistic Anion Confinement in a Poly(Ionic Liquid)/MOF Composite Electrolyte Decouples Ionic Conductivity and Mechanical Strength for High-Performance Solid-State Lithium Metal Batteries.

Small methods·2026
Same journal

Fractionation-Free Protein Corona Quantification Through Synchrotron-Based Small-Angle X-ray Scattering.

Small methods·2026
Same journal

Coronamicroparticle Arrays with Stable Superamphiphobicity.

Small methods·2026
See all related articles

Related Experiment Video

Updated: May 21, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.3K

Dielectric Integrations and Advanced Interface Engineering for 2D Field-Effect Transistors.

Fuyuan Zhang1,2, Junchi Song2,3, Yujia Yan2,4

  • 1School of Advanced Interdisciplinary Sciences, University of Chinese Academy of Sciences, Beijing, 100049, P. R. China.

Small Methods
|March 17, 2025
PubMed
Summary
This summary is machine-generated.

Dielectric integration challenges hinder 2D semiconductor applications. This review explores solutions for high-quality dielectric integration, crucial for sub-nanometer transistors in the post-Moore era.

Keywords:
2D field‐effect transistors2D materials3D integrationdielectric integrationhigh‐k materials

More Related Videos

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.5K

Related Experiment Videos

Last Updated: May 21, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.3K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.5K

Area of Science:

  • Materials Science
  • Electrical Engineering
  • Nanotechnology

Background:

  • Silicon transistors face integration limits, driving research into 2D semiconductors for future chip nodes.
  • 2D semiconductors offer unique properties but face hurdles in dielectric integration quality.
  • Poor dielectric integration leads to leakage, charge scattering, and non-uniformity, impeding practical applications.

Purpose of the Study:

  • To review the challenges and solutions for high-quality dielectric integration with 2D semiconductor channels.
  • To elucidate the role and criteria of dielectric materials in 2D transistors.
  • To discuss advanced dielectric integration strategies for 2D materials.

Main Methods:

  • Reviewing existing literature on dielectric integration techniques for 2D materials.
  • Analyzing the impact of dielectric properties on 2D device performance.
  • Discussing surface pretreatment, buffer layers, vdW dielectric transfer, and novel materials.

Main Results:

  • Identified critical barriers including discontinuity, leakage currents, interfacial states, and non-uniformity.
  • Evaluated various methods for improving dielectric integration, such as surface treatments and buffer layers.
  • Explored dielectric integration for 3D integration of 2D materials.

Conclusions:

  • High-quality dielectric integration is essential for realizing the potential of 2D semiconductors.
  • Future research should focus on interfacial state control and dielectric integration for 2D p-type channels.
  • Compatibility with silicon processes is key for widespread adoption of 2D devices.