Related Experiment Video
Updated: Jul 8, 2026

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
Published on: November 1, 2013
High-Performance Synapse Arrays for Neuromorphic Computing via Floating Gate-Engineered IGZO Synaptic Transistors
Junhyeong Park1, Yumin Yun1, Sunyeol Bae1
1Department of Electrical and Computer Engineering, and Inter-university Semiconductor Research Center (ISRC), Seoul National University, Seoul, 08826, Republic of Korea.
None:
Neuromorphic computing emulating the human brain offers a promising alternative to the Von Neumann architecture. Developing artificial synapses is essential for implementing hardware neuromorphic systems. Indium-gallium-zinc oxide (IGZO)-based synaptic transistors using charge trapping have advantages, such as low-temperature process and complementary metal-oxide-semiconductor compatibility. However, these devices face challenges of low charge de-trapping efficiency and insufficient retention. Here, IGZO synaptic transistors are introduced utilizing an indium-tin oxide (ITO) floating gate (FG) to overcome these limitations. The ITO FG's higher conductivity and alleviated chemical interactions with the Al2O3 tunneling layer (TL) deposited by atomic layer deposition result in enhanced electrical performance with a smooth FG/TL interface. An 8 × 8 synapse array achieves 100% yield and successful programming without interference using a half-pulse scheme. Spiking neural network simulations on MNIST and Fashion-MNIST datasets demonstrate high accuracies of 98.31% and 87.76%, respectively, despite considering device variations and retention. These findings highlight the potential of IGZO synaptic transistors for neuromorphic computing applications.
More Related Videos
Related Concept Videos
Semiconductors
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...
Field Effect Transistor
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...

