Related Experiment Video
Updated: May 16, 2025

X-ray Beam Induced Current Measurements for Multi-Modal X-ray Microscopy of Solar Cells
Published on: August 20, 2019
Design of infinite impulse response maximally flat stable digital filter with low group delay
Huoping Yi1, Fuhao Chang1, Ping Tan2
1Automation and Electrical Engineering, Zhejiang University of Science and Technology, Hangzhou, 310023, China.
Abstract:
Maximally flat digital filters (MFDFs) are widely applied in applications where the energy of useful signals is concentrated around some specific frequencies. A typical design method of MFDFs is to impose constraints on the filter's frequency response and its first- to high-order derivatives at some frequencies and to fully determine the filter coefficients from these constraints. However, infinite impulse response (IIR) MFDFs that are designed by the method are not necessarily stable or may have heavy magnitude overshoots, especially when the desired group delay is low. To overcome this shortcoming, a stability constraint that is characterized by the maximum pole radius is also imposed on the filters in this paper, resulting in IIR maximally flat stable digital filters (MFSDFs). An algorithm is presented for the design of the flatness and pole-radius constrained IIR filters with specified group delay. Using the proposed method, low-pass, high-pass, band-pass and band-stop IIR MFSDFs with low group delay have been designed. Results demonstrate the effectiveness of the proposed method and the superior performance of the IIR MFSDFs over existing MFDFs.
Related Concept Videos
Active Filters
Time and frequency -Domain Interpretation of PI Control
Acting as a low-pass filter, the PI controller slows the system's response and extends settling times. This requires...
Passive Filters
Low-Pass Filters
Low-pass filters are designed to transmit signals with frequencies lower than the cutoff frequency, ωc, and attenuate those above it. The cutoff...
Reconstruction of Signal using Interpolation
Design Example
Time and frequency -Domain Interpretation of Phase-lag Control
Phase-lag controllers do not place a pole at zero, but instead influence the steady-state error by amplifying any...

