Related Experiment Video
Updated: May 17, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
Reconfigurable neuromorphic functions in antiferroelectric transistors through coupled polarization switching and
Jing Gao1, Yu-Chieh Chien1, Jiali Huo1
1Department of Electrical and Computer Engineering, National University of Singapore, 4 Engineering Drive 3, Singapore, 117583, Singapore.
Abstract:
The growing demand for energy- and area-efficient emulation of biological nervous systems has fueled significant interest in neuromorphic computing. A promising strategy to achieve compact and efficient neuromorphic functionalities lies in the integration of volatile and non-volatile memory functions. However, implementing these functions is challenging due to the fundamentally distinct physical mechanisms. Traditional ferroelectric materials, with their stable polarization, are ideal for emulating biological synaptic functions but their non-volatile nature conflicts with the short-term memory necessary for neuron-like behavior. Here, we report the design for antiferroelectric gating in two-dimensional channel transistors, incorporating antiferroelectricity with charge trapping dynamics. By tuning the area ratio of the Metal-(Anti-)Ferroelectric-Metal-Insulator-Semiconductor (MFMIS) gate stacks, we enable selective reconfiguration of intrinsic volatile antiferroelectric switching and non-volatile switching-assisted charge trapping/de-trapping, thereby achieving both short- and long-term plasticity. This allows the integration of complementary functionalities of artificial neurons and synapses within a single device platform. Additionally, we further demonstrate synaptic and neuronal functions for implementing unsupervised learning rules and spiking behavior in spiking neural networks. This approach holds great potential for advancing both foundational materials design and technology for neuromorphic hardware applications.
Related Concept Videos
Dielectric Polarization in a Capacitor
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

