Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of P-N Junction01:16

Biasing of P-N Junction

897
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
897
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

339
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
339
Biasing of FET01:22

Biasing of FET

372
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
372
P-N junction01:11

P-N junction

692
A p-n junction is formed when p-type and n-type semiconductor materials are joined together. At the interface of the p-n junction, holes from the p-side and electrons from the n-side begin to diffuse into the opposite sides due to the concentration gradient. This diffusion of carriers leads to a region around the junction where there are no free charge carriers, known as the depletion region. The charge density within the depletion region for the n-side and p-side can be described by the...
692
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

522
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
522
Bipolar Junction Transistor01:22

Bipolar Junction Transistor

939
Bipolar Junction Transistors (BJTs) are essential elements in electronic circuits, playing a crucial role in the functionality of amplifiers, memories, and microprocessors. These transistors can be designed as NPN or PNP based on their doping patterns. They consist of three layers: the emitter, base, and collector. The configuration of these layers and their respective doping levels—with N-type or P-type impurities—define the transistor's type and its operational...
939

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Large-area two-dimensional MoO<sub>3</sub> as a high-κ dielectric for van der Waals integration.

Nature communications·2026
Same author

Manual volumetric segmentation of brain hyperintensities on T2-weighted imaging (T2WI) and fluid-attenuated inversion recovery (FLAIR) sequences in children with neurofibromatosis type 1: inter-rater reliability and clinical correlates.

Quantitative imaging in medicine and surgery·2026
Same author

Huzhang-Xiangbaji compounds enhance the repair of meniscal cartilage by inhibiting ferroptosis and inflammatory microenvironment.

Phytomedicine : international journal of phytotherapy and phytopharmacology·2026
Same author

High-Efficiency Water Desalination in Metal Chalcogenide Superlattice via Natural van der Waals Wrapping.

Small (Weinheim an der Bergstrasse, Germany)·2026
Same author

Dual-faced PUMA in CRC: A cytoplasmic autophagy repressor and mitochondrial mitophagy promoter.

Cellular signalling·2026
Same author

WITHDRAWN: Multi-omics integration deciphers immune-metabolic heterogeneity in CRC: A prognostic model and therapeutic strategies targeting ANGPTL4/FABP4/RBP7.

Computers in biology and medicine·2025

Related Experiment Video

Updated: Sep 18, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.6K

Gate-Tunable Polarization Gradient in 2D Polar Semiconductor for Synaptic Transistor.

Nannan Zhang1, Zhi Zhang1, Rui Feng1

  • 1School of Physics, Frontiers Science Center for Mobile Information Communication and Security, Southeast University, Nanjing 211189, China.

ACS Nano
|June 26, 2025
PubMed
Summary

Researchers developed a novel artificial synapse using 2D polar materials. This neuromorphic computing device mimics brain function with enhanced memory and endurance, overcoming limitations of current synaptic transistors.

Keywords:
2D polar semiconductorbuilt-in electric fieldgate-tunable polarization gradientnonvolatile carrier transportsynaptic transistor

More Related Videos

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.8K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K

Related Experiment Videos

Last Updated: Sep 18, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.6K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.8K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K

Area of Science:

  • Materials Science
  • Neuroscience
  • Computer Engineering

Background:

  • Neuromorphic computing aims to mimic the brain's energy efficiency, but faces challenges in replicating synaptic plasticity with artificial devices.
  • Existing artificial synaptic transistors struggle with reliability and memory retention due to mechanisms like ion migration and charge leakage.

Purpose of the Study:

  • To introduce a new mechanism for artificial synapses using gate-tunable polarization gradients in 2D polar materials.
  • To overcome the limitations of conventional synaptic transistor designs for improved performance and reliability.

Main Methods:

  • Utilized gate-controlled out-of-plane polarization in 2D polar materials to modulate charge transport.
  • Investigated the device's memory retention, operational resilience across temperature variations, and cyclic endurance.

Main Results:

  • Achieved a memory retention time of approximately 331 seconds at room temperature, surpassing many existing synaptic transistors.
  • Demonstrated exceptional operational resilience with stable switching ratios over a wide temperature range (150-300 K).
  • Exhibited excellent cyclic endurance, maintaining stable synaptic responses over 2000 gate-pulse cycles.

Conclusions:

  • A novel gate-controlled polarization gradient mechanism in 2D polar materials enables high-performance artificial synaptic devices.
  • This approach offers a new materials design strategy for energy-efficient, biologically inspired computing architectures.
  • The developed synaptic transistor shows promise for robust emulation of synaptic plasticity under diverse conditions.