Related Experiment Video
Updated: Sep 17, 2025

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
Published on: June 3, 2015
Enhancing InGaZnO transistor current through high-κ dielectrics and interface trap extraction using single-pulse
JaeHyeong Park1,2, Hyo-Bae Kim3, Sang Min Yu1,4
1Department of Electrical and Electronic Engineering, Hanyang University, Ansan, 15588, Korea.
Abstract:
Enhancing the drive current of oxide semiconductor transistors is crucial for enabling high-resolution displays with thin bezels and improving memory write and access speeds. High-mobility channel materials boost drive current but typically require stricter process control and reliability, presenting mass-production challenges compared to stable materials like InGaZnO. Therefore, increasing drive current without changing the channel material is a desirable goal to pursue. One approach is to enhance gate capacitance using high-κ gate dielectrics. In this study, we systematically investigate the impact of high-κ gate dielectrics on the performance of InGaZnO transistors, focusing on three different gate insulators: SiO2, HfO2, and ZrO2. Experimental results show that as the dielectric constant increases from 3.9 (SiO2) to 17 (HfO2) and 30 (ZrO2), the drive current is enhanced by factors of 2.8 and 7, respectively-less than the expected enhancement from κ alone. Device simulations reveal that contact resistance, channel capacitance, and interface trap density all influence the drive current. Notably, interface traps emerge as the primary limiting factor, particularly in HfO2, significantly degrading the transconductance. Utilizing the single-pulse charge pumping method, we quantify interface trap densities and demonstrate that reducing interface traps is essential in fully leveraging high-κ gate dielectrics to enhance drive current.
More Related Videos
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOSFET Amplifiers

