Related Experiment Video
Updated: Sep 17, 2025

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy
Published on: October 23, 2018
Improved AC Drain Bias Stability in In-Zn-O TFTs with an Hf-Doped Heterobilayer Structure
Hyunjeong Doh, Hyeokjun You, Hwijoong Kim
1Department of Advanced Materials Science and Engineering, Sungkyunkwan University, 2066 Seobu-ro, Jangan-gu, Suwon-si, Gyeonggi-do 16419, Republic of Korea.
Abstract:
Metal oxide semiconductors are widely used in display technologies due to their high electron mobility, low leakage current, and robust switching characteristics. However, ensuring stability under AC bias stress, which is an inherent condition for practical device operation, remains a critical challenge. In particular, hot carrier effects (HCE) have been identified as a key mechanism for device instability under AC bias stress, as they induce oxygen vacancies (VO) and acceptor-like defect states. In this study, we selected IZO, a material with excellent properties but weak M-O bonds, to improve AC stability. To address this challenge, we propose a heterobilayer channel thin-film transistor (TFT) consisting of an indium-zinc oxide (IZO) bottom layer and a Hf-doped IZO top layer as a solution to enhance AC bias stability as well as electron mobility. The Hf-doped IZO top layer forms strong bonds with oxygen, effectively reducing oxygen vacancies and VO-related defect states, while inhibiting excessive hot carrier accumulation near the drain electrode. Meanwhile, the IZO bottom layer provides an abundance of oxygen vacancies, contributing to enhanced mobility. The fabricated TFT with the IZO:Hf/IZO bilayer channel exhibits a mobility of 7.3 cm2/(V s) and an Ion degradation rate of only 4% after 1000 s, demonstrating excellent device stability under AC drain bias stress. In addition, negligible hysteresis and excellent reproducibility were also achieved even under AC bias conditions. After stress, the threshold voltage shift was only 0.11 V, with a current on/off ratio of 1.8 × 106 and a subthreshold swing of 512 mV/dec. TCAD simulations further validated the heterobilayer structure in improving stability under AC drain bias stress by demonstrating its effectiveness in suppressing defect generation.
More Related Videos
Related Concept Videos
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...

