You might also read
Articles linked to this work by shared authors, journal, and citation graph.
Updated: Sep 16, 2025

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
Published on: July 11, 2025
Kunjesh Agashiwala1, Ankit Kumar1, Lin Xu1
1Department of Electrical and Computer Engineering, University of California Santa Barbara, Santa Barbara, CA, 93106, USA.
Researchers developed a new method for synthesizing multilayer graphene (MLG) interconnects that is compatible with semiconductor manufacturing. This breakthrough offers superior electrical conductivity and reliability compared to traditional metal interconnects.
Area of Science:
Background:
Purpose of the Study:
Main Methods:
Main Results:
Conclusions: