Related Experiment Video
Updated: Aug 10, 2026

Fabrication of Uniform Nanoscale Cavities via Silicon Direct Wafer Bonding
Published on: January 9, 2014
Strain-Driven Dewetting and Interdiffusion in SiGe Thin Films on SOI for CMOS-Compatible Nanostructures
Sonia Freddi1, Michele Gherardi2, Andrea Chiappini3
1LNESS Laboratory, Institute of Photonic and Nanotechnology (IFN)-CNR, 22100 Como, Italy.
Abstract:
This study provides new insight into the mechanisms governing solid state dewetting (SSD) in SiGe alloys and underscores the potential of this bottom-up technique for fabricating self-organized defect-free nanostructures for CMOS-compatible photonic and nanoimprint applications. In particular, we investigate the SSD of Si1-xGex thin films grown by molecular beam epitaxy on silicon-on-insulator (SOI) substrates, focusing on and clarifying the interplay of dewetting dynamics, strain elastic relaxation, and SiGe/SOI interdiffusion. Samples were annealed at 820 °C, and their morphological and compositional evolution was tracked using atomic force microscopy (AFM), scanning electron microscopy (SEM), energy-dispersive X-ray spectroscopy (EDX), X-ray diffraction (XRD), and Raman spectroscopy, considering different annealing time steps. A sequential process typical of the SiGe alloy has been identified, involving void nucleation, short finger formation, and ruptures of the fingers to form nanoislands. XRD and Raman data reveal strain relaxation and significant Si-Ge interdiffusion over time, with the Ge content decreasing from 29% to 20% due to mixing with the underlying SOI layer. EDX mapping confirms a Ge concentration gradient within the islands, with higher Ge content near the top.
More Related Videos
06:57Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
Published on: July 17, 2020
11:34Epitaxial Nanostructured α-Quartz Films on Silicon: From the Material to New Devices
Published on: October 6, 2020
Related Concept Videos
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...