Related Experiment Video
Updated: Sep 15, 2025

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics
Published on: January 19, 2018
Enhanced soft error resilience of NBTI-tolerant dual mode Schmitt trigger circuit
Aryan Kannaujiya1, Ambika Prasad Shah2
1IC-ResQ Lab, Department of Electrical Engineering, Indian Institute of Technology Jammu, Jammu, J&K, 181221, India.
Abstract:
A dual-mode inverting Schmitt trigger (DM-IST) circuit is presented. The proposed DM-IST circuit is configured with a single PMOS in pull-up and five NMOS in pull-down networks to reduce the effect of negative bias temperature instability (NBTI) on the circuit. Owing to NBTI, the increase in threshold voltage ([Formula: see text]) shift for the proposed DM-IST circuit is only 1.43× in comparison to the conventional Schmitt trigger after the stress time of 10 years. The [Formula: see text] and leakage current of DM-IST is estimated mathematically with respect to conventional design. It is observed that the proposed circuit has a hysteresis width of 1.39× improved than the conventional Schmitt trigger. Further, this work has been extended to analyze the effect of radiation by injecting a double exponential current. The critical charge, threshold current and area of the proposed DM-IST circuit is 2.89×, 2.02× and 2.44× of the conventional circuit. Other performance metrics, such as dynamic power, leakage power, propagation delay, and power delay product are improved by 2.94×, 1.89×, and 1.60×, and 4.71× respectively, compared to the conventional Schmitt trigger circuit. While Control unit is tuned from 0.6V to 1V by varying input and supply voltage together, the critical charge and hysteresis width is observed. All these analysis reveal that the proposed DM-IST circuit is more efficient, with enhanced noise immunity and the capability for reliable operation in radiation-induced environments over the long term. All simulation work has been performed using 40 nm UMC technology using the Cadence Virtuoso tool.
Related Concept Videos
Schottky Barrier Diode
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Bipolar Junction Transistor
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Switching of BJT
Cut-off Mode ("Off" State): In this state, both the emitter-base and collector-base junctions are...

