Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

567
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
567
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

478
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
478
Biasing of FET01:22

Biasing of FET

368
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
368
Bipolar Junction Transistor01:22

Bipolar Junction Transistor

913
Bipolar Junction Transistors (BJTs) are essential elements in electronic circuits, playing a crucial role in the functionality of amplifiers, memories, and microprocessors. These transistors can be designed as NPN or PNP based on their doping patterns. They consist of three layers: the emitter, base, and collector. The configuration of these layers and their respective doping levels—with N-type or P-type impurities—define the transistor's type and its operational...
913
MOSFET01:16

MOSFET

574
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
574
Characteristics of MOSFET01:17

Characteristics of MOSFET

491
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
491

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Optimization Method for the Synergistic Control of DRIE Process Parameters on Sidewall Steepness and Aspect Ratio.

Micromachines·2026
Same author

Monolayer Metasurface Enabling Linear Polarizer and Quarter-Wave Plate for Chip-Scale Atomic Clocks.

Micromachines·2026
Same author

The Material Growth and Characteristics of Transition Metal Oxide Thin Films Based on Hot Wire Oxidation Sublimation Deposition Technology.

Materials (Basel, Switzerland)·2025
Same author

Lithium-Decorated C<sub>26</sub> Fullerene in DFT Investigation: Tuning Electronic Structures for Enhanced Hydrogen Storage.

Molecules (Basel, Switzerland)·2025
Same author

Vacuolin-1 inhibits endosomal trafficking and metastasis via CapZβ.

Oncogene·2021
Same author

CTPA pulmonary artery distensibility in assessment of severity of acute pulmonary embolism and right ventricular function.

Medicine·2021

Related Experiment Video

Updated: Sep 10, 2025

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

14.9K

Ternary Logic Design Based on Novel Tunneling-Drift-Diffusion Field-Effect Transistors.

Bin Lu1,2, Hua Qiang1, Dawei Wang1

  • 1School of Physics and Information Engineering, Shanxi Normal University, Taiyuan 030031, China.

Nanomaterials (Basel, Switzerland)
|August 27, 2025
PubMed
Summary

A new Tunneling-Drift-Diffusion Field-Effect Transistor (TDDFET) enables efficient ternary logic circuits. This novel device design and its integration into HSPICE are crucial for advancing ternary computing research.

Keywords:
combinational ternary logic circuitshybrid conduction mechanismsequential ternary logic circuitsternary inverter

More Related Videos

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.6K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K

Related Experiment Videos

Last Updated: Sep 10, 2025

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

14.9K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.6K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K

Area of Science:

  • Semiconductor device physics
  • Digital logic design
  • Quantum electronics

Background:

  • Ternary logic offers advantages over binary logic for certain computational tasks.
  • Existing ternary logic implementations face challenges in efficiency and scalability.
  • Novel transistor structures are needed to realize high-performance ternary circuits.

Purpose of the Study:

  • To propose and analyze a novel Tunneling-Drift-Diffusion Field-Effect Transistor (TDDFET).
  • To demonstrate the feasibility of TDDFETs for ternary logic circuit design.
  • To establish a foundation for advanced ternary logic system development.

Main Methods:

  • Detailed analysis of the TDDFET working principle.
  • "Black box" device modeling using the table lookup method.
  • HSPICE simulation environment integration via Verilog-A language.

Main Results:

  • Successful design of basic ternary logic gates: STI, NTI, PTI, T-NAND, T-NOR.
  • Implementation of combinational ternary circuits: T-Encoder, T-Decoder, T-HA.
  • Development of sequential ternary circuits: T-D-Latch, T-DFF.

Conclusions:

  • The proposed TDDFET is a viable component for ternary logic circuits.
  • The developed simulation models facilitate further research and development in ternary computing.
  • This work significantly contributes to the investigation of advanced ternary logic systems.