P-type buried layer DTSCR with predicted improved overshoot performance and discharge ability for ESD protections of
Zhengwei Zhang1, Shupeng Chen1, Hongxia Liu1
1The Faculty of Integrated Circuit, Xidian University, Xi'an 710071, People's Republic of China.
Abstract:
A novel P-type buried layer diode-triggered silicon-controlled rectifier (PBL-DTSCR) with predicted good performance in electrostatic discharge (ESD) protection is proposed in this work. With P-type ESD implantations and silicide blocking layers applied to this novel structure, the efficiency of the diode triggering path is greatly improved, thus enhancing the discharge efficiency of the main path. Moreover, the parasitic SCR path is minimized by replacing the PNPN structure in conventional DTSCR to PNPNPN structure in PBL-DTSCR. This helps PBL-DTSCR to achieve a great improvement in both overshoot voltage and discharge ability. Moreover, reduced leakage current and flexible design window is also obtained by PBL-DTSCR. By optimizing the layout of PBL-DTSCR, a low trigger voltage (2.11 V) and relatively high holding voltage (2.08 V) is obtained, more importantly, overshoot voltage was suppressed by 40.22% (from 10.94 V to 6.54 V) and discharge ability was increased by 1.75 times (from 1.06 A to1.86 A) compared to conventional DTSCR. The leakage current of PBL-DTSCR was reduced by 99.7% (from 69.47 nA to 0.1497 nA) with same diode numbers compared to conventional DTSCR.
More Related Videos
11:33All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics
Published on: January 19, 2018
11:44Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
Published on: August 15, 2014
Related Concept Videos
Schottky Barrier Diode
P-N junction
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
