Related Experiment Video
Updated: Jan 6, 2026

Spray-Coated Melanin/PEDOT:PSS Films for Sustainable Organic Electrochemical Transistors
Published on: October 28, 2025
A Floating-Gate Photoelectric Synaptic Transistor Utilizing BP/POx/WSe2 Heterostructure for Neuromorphic Visual
Yuxuan Zeng1,2, Wenxing Lv3, Zehai Hou1
1School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, 430074, China.
Abstract:
Artificial intelligence (AI) is constrained by the high energy consumption of von Neumann architectures and the limited scalability of traditional silicon-based synapses. Two-dimensional (2D) van der Waals (vdW) materials, with their atomic-scale thickness, tunable electronic properties, and ease of heterogeneous integration, offer a promising platform for next-generation neuromorphic hardware. Here, the authors report a vdW floating-gate transistor (BP/POx/WSe2) with a high on-off current ratio (≈105) and a large memory window (73 V), benefitting from the optimized interface band alignment via 2D heterostructure engineering. Key synaptic functionalities are demonstrated, including short-term plasticity (STP), long-term plasticity (LTP), and electro-optical dependent plasticity, short-term paired-pulse facilitation (PPF), and long-term potentiation/depression (LTP/D). Notably, the device mimics human visual memory under optical stimuli while achieving ultralow energy consumption (10 pJ per synaptic event), outperforming most reported photoelectronic synaptic devices. Furthermore, a two-path convolutional neural network (CNN) is introduced that synergistically merges optical and electronic inputs, which enables efficient feature extraction and weight updating, and achieves 96.9% accuracy in the Labeled Faces in the Wild (LFW) face recognition task. The work presents a promising approach for neuromorphic electronics, paving the way for energy-efficient vision processing in edge AI applications.
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Bipolar Junction Transistor
P-N junction
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...

