Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

1.5K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.5K
Understanding Memory01:19

Understanding Memory

1.3K
Memory is the retention of information or experiences over time, facilitated through three main processes: encoding, storage, and retrieval. Encoding is the process of inputting information into the memory system. For instance, when listening to a lecture, watching a play, reading a book, or having a conversation, the brain is actively encoding information. This initial stage involves transforming sensory input into a form that can be processed and stored by the brain. Various factors, such as...
1.3K
Ampere-Maxwell's Law: Problem-Solving01:17

Ampere-Maxwell's Law: Problem-Solving

1.1K
A parallel-plate capacitor with capacitance C, whose plates have area A and separation distance d, is connected to a resistor R and a battery of voltage V. The current starts to flow at t = 0. What is the displacement current between the capacitor plates at time t? From the properties of the capacitor, what is the corresponding real current?
To solve the problem, we can use the equations from the analysis of an RC circuit and Maxwell's version of Ampère's law.
For the first part of the...
1.1K
System of Memory01:23

System of Memory

7.2K
Memory is categorized into three major systems: sensory memory, short-term memory (STM), and long-term memory (LTM). These systems differ in their capacity and the duration for which they can hold information. Sensory memory captures raw sensory input from the environment, holding it for just a few seconds or less. For example, on hearing a brief, loud sound, like a car horn honking, the sound seems to linger in the mind for a moment even after it stops. This is an instance of sensory memory...
7.2K
Parallel Processing01:20

Parallel Processing

637
The brain processes sensory information rapidly due to parallel processing, which involves sending data across multiple neural pathways at the same time. This method allows the brain to manage various sensory qualities, such as shapes, colors, movements, and locations, all concurrently. For instance, when observing a forest landscape, the brain simultaneously processes the movement of leaves, the shapes of trees, the depth between them, and the various shades of green. This enables a quick and...
637
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

785
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
785

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Erratum: "Polynomial-time solution of prime factorization and NP-complete problems with digital memcomputing machines" [Chaos 27, 023107 (2017)].

Chaos (Woodbury, N.Y.)·2026
Same author

On the solvable-unsolvable transition due to noise-induced chaos in digital memcomputing.

Chaos (Woodbury, N.Y.)·2026
Same author

Pr<sub>1-<i>x</i></sub>Ca<sub><i>x</i></sub>MnO<sub>3</sub>-Based Memristive Heterostructures: Basic Mechanisms and Applications.

Chemical reviews·2025
Same author

Revealing the Intrinsic Oxygen Evolution Reaction Activity of Perovskite Oxides across Conductivity Ranges Using Thin Film Model Systems.

ACS applied materials & interfaces·2025
Same author

Memristive ternary Łukasiewicz logic based on reading-based ratioed resistive states (3R).

Philosophical transactions. Series A, Mathematical, physical, and engineering sciences·2025
Same author

Protected memristive implementations of cryptographic functions.

Philosophical transactions. Series A, Mathematical, physical, and engineering sciences·2025
Same journal

Ultrahigh-speed micromachining of sapphire by enhancing laser absorption.

Communications engineering·2026
Same journal

Industry-Academia Interface: Exploring the growth of Additive Manufacturing as an industry with Laura Del Río Fernández.

Communications engineering·2026
Same journal

Operating smart grids by customizing large model agents.

Communications engineering·2026
Same journal

Photovoltaics for space applications.

Communications engineering·2026
Same journal

EdgeVolution: democratizing multi-objective neural architecture search and end-to-end deployment on microcontrollers.

Communications engineering·2026
Same journal

Ghost noise in single-fiber bidirectional transmission links and its suppression approaches.

Communications engineering·2026
See all related articles

Related Experiment Video

Updated: Jan 17, 2026

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

8.3K

Mixed-mode in-memory computing: towards high-performance logic processing in a memristive crossbar array.

Nan Du1,2, Ilia Polian3, Christopher Bengel4

  • 1Institute for Solid State Physics, Friedrich Schiller University Jena, Jena, Germany. nan.du@leibniz-ipht.de.

Communications Engineering
|September 24, 2025
PubMed
Summary
This summary is machine-generated.

This study introduces a novel in-memory computing method combining resistance and voltage operations for enhanced reliability and efficiency. The new design and automation tools pave the way for practical, high-performance computing systems.

More Related Videos

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.4K
A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

9.3K

Related Experiment Videos

Last Updated: Jan 17, 2026

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

8.3K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.4K
A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

9.3K

Area of Science:

  • Computer Engineering
  • Materials Science
  • Electrical Engineering

Background:

  • Traditional computing faces performance bottlenecks due to the separation of memory and processing units.
  • Current in-memory computing approaches often suffer from unreliable device behavior, impacting data accuracy and efficiency.

Purpose of the Study:

  • To develop a more reliable and efficient in-memory computing method.
  • To overcome the limitations of existing in-memory computing technologies.

Main Methods:

  • A novel computing method integrating resistance-based and voltage-based operations within a single memory cell.
  • Development of a software tool to automate design for dense, two-dimensional memory arrays supporting parallel operations.

Main Results:

  • The proposed design enhances device reliability and eliminates the need for costly current measurements.
  • Demonstrated strong performance and accuracy in applications such as digital adders and encryption modules.
  • The approach effectively balances computational speed and spatial efficiency.

Conclusions:

  • This work presents a significant advancement in reliable and efficient in-memory computing.
  • The developed method and tools offer a practical direction for next-generation computing systems with real-world applications.