Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

919
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
919
Small-Signal Analysis of MOSFET Amplifiers01:23

Small-Signal Analysis of MOSFET Amplifiers

1.4K
In small-signal analysis, a MOSFET transistor amplifier acts as a linear amplifier when operating in its saturation region. The gate-to-source voltage (VGS) of the MOSFET is the sum of the DC biasing voltage and the small time-varying input signal. This combination sets up the operating point and modulates the drain current (ID) that flows from the drain to the source. When a small AC signal is superimposed on the DC bias voltage at the gate, the instantaneous drain current comprises three...
1.4K
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

1.1K
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
1.1K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Mid-infrared InAs/InP quantum-dot lasers.

Light, science & applications·2026
Same author

Magnetization generation and giant nonlinear transport at symmetry-engineered interfaces.

Nature communications·2026
Same author

Probing Ge-Induced Strain and Emission in Rutile Sn<sub>1-<i>x</i></sub>Ge<sub><i>x</i></sub>O<sub>2</sub> Nanocrystals.

ACS applied materials & interfaces·2025
Same author

Interfaces in Epitaxially Grown Zn<sub>3</sub>P<sub>2</sub> Nanowires and Their Composition-Dependent Optoelectronic Properties for Photovoltaic Applications.

Chemistry of materials : a publication of the American Chemical Society·2025
Same author

Ferroelastic writing of crystal directions in oxide thin films.

Nature nanotechnology·2025
Same author

Enhanced spin lifetime in colloidal quantum dots by growth from singly Mn-doped molecular cluster seeds.

Nanoscale·2025

Related Experiment Video

Updated: May 6, 2026

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

17.0K

As-Flux-Induced Diameter Control in GaAs Nanowires.

Ziyue Yin1, Haotian Zeng1, Giorgos Boras1

  • 1Department of Electronic and Electrical Engineering, University College London, London WC1E 7JE, U.K.

The Journal of Physical Chemistry. C, Nanomaterials and Interfaces
|October 8, 2025
PubMed
Summary

Controlling semiconductor nanowire diameter is crucial for optoelectronics. This study models how V/III flux ratio changes affect GaAs nanowire diameter, enabling precise control for advanced applications.

More Related Videos

Analysis of Contact Interfaces for Single GaN Nanowire Devices
11:13

Analysis of Contact Interfaces for Single GaN Nanowire Devices

Published on: November 15, 2013

9.7K
Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

8.2K

Related Experiment Videos

Last Updated: May 6, 2026

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

17.0K
Analysis of Contact Interfaces for Single GaN Nanowire Devices
11:13

Analysis of Contact Interfaces for Single GaN Nanowire Devices

Published on: November 15, 2013

9.7K
Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

8.2K

Area of Science:

  • Materials Science
  • Nanotechnology
  • Semiconductor Physics

Background:

  • Controlling III-V nanowire diameter is vital for optoelectronic device performance.
  • The V/III flux ratio significantly influences nanowire growth dynamics.

Purpose of the Study:

  • To investigate the impact of V/III flux ratio modulation on GaAs nanowire diameter.
  • To develop a predictive model for diameter control during nanowire growth.
  • To explore the integration of Germanium (Ge) shells on modulated-diameter GaAs nanowires.

Main Methods:

  • Dynamic modeling of nanowire diameter evolution.
  • Experimental modulation of V/III flux ratios during nanowire growth.
  • Growth of epitaxial Ge shells on GaAs nanowires.
  • Characterization using high-resolution annular dark-field scanning transmission electron microscopy (HAADF-STEM) and energy-dispersive X-ray spectroscopy (EDX).

Main Results:

  • A dynamic model explains diameter changes due to catalyst droplet shrinkage and convergence to a critical diameter.
  • Abrupt vs. gradual flux increases yield distinct diameter control behaviors.
  • Epitaxial Ge shells exhibit uniform thickness on GaAs cores with varying diameters.
  • Ge shell sidewalls are indexed to {112} planes, rotated 47° relative to GaAs facets, with minor Ge interdiffusion.

Conclusions:

  • A quantitative framework is established for predicting nanowire diameter based on V/III flux ratios.
  • The findings provide insights into III-V/IV heterointegration for optoelectronic applications.
  • This work enables precise diameter engineering of nanowires for tailored performance.