Related Experiment Video
Updated: Jan 15, 2026

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
Published on: August 28, 2018
Design and optimization of a quaternary booth multiplier in quaternary logic using carbon nanotube transistors
Sobhan Aghamalizadeh Toosanloo1, Javad Javidan2
1University of Mohaghegh Ardabili, Ardabil, Iran.
Abstract:
Employing the Booth algorithm to generate partial products and utilizing the Wallace tree method for compressing these products significantly enhance the speed of multipliers. Adopting quaternary logic can effectively reduce the number of operand and multiplier bits by half compared to binary logic. Therefore, if the Booth algorithm is implemented in quaternary logic in such a way that the transistor count per digit of partial products remains approximately the same as in binary logic, it is expected that the delay and area of the multiplier will decrease due to the reduction in the number of partial product rows and the halving of the partial products per row. In this study, the multiplier is designed under the assumption that both inputs and outputs operate in a quaternary system. A novel method is proposed for determining the sign bit and representing signed numbers in quaternary logic, ensuring that the processed data in quaternary logic can be seamlessly converted to binary logic. Additionally, a direct encoding technique is introduced to represent quaternary multiple bits in the conventional 16th-order Booth algorithm used in binary logic. Furthermore, a parallel doubler is designed in quaternary logic, and an efficient method is presented for implementing a quaternary Booth decoder with minimal hardware, making it comparable to its binary counterpart. The proposed quaternary compressors are employed to compress partial products, and a technique is introduced to prevent sign-bit expansion in quaternary logic, thereby reducing hardware consumption during the compression stage. To evaluate the proposed approach in designing a 16th-order Booth multiplier in quaternary logic, all proposed units were first simulated using the CNTFET transistor model provided by Stanford University in HSPICE software. Based on the results, the maximum static power consumption and the delay of the proposed Booth multiplier were estimated.
Related Concept Videos
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Bipolar Junction Transistor
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...

