Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of FET01:22

Biasing of FET

669
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
669
Field Effect Transistor01:29

Field Effect Transistor

1.1K
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
1.1K
MOSFET01:16

MOSFET

1.2K
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
1.2K
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

782
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
782
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

820
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
820
Design Example: Capacitance Multiplier Circuit01:20

Design Example: Capacitance Multiplier Circuit

1.5K
In integrated circuit technology, a capacitance multiplier is often utilized to produce a larger capacitance value when a small physical capacitance falls short. This is achieved by a circuit that multiplies capacitance values by a factor of up to 1000, such that a 10-pF capacitor can replicate the performance of a 100-nF capacitor.
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
1.5K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Type I Atelocollagen Interposition Within the ACL Graft During ACL Reconstruction: An Exploratory Clinical and MRI-Based Study.

Medicina (Kaunas, Lithuania)·2026
Same author

Combined Cartilage Procedures After High Tibial Osteotomy: Cartilage Status, Early Functional Recovery, and Short-term Clinical Outcomes.

Orthopaedic journal of sports medicine·2026
Same author

Author Reply to "Posterior Rim Integrity: An Overlooked Predictor in Medial Femoral Condyle Cartilage Regeneration".

Arthroscopy : the journal of arthroscopic & related surgery : official publication of the Arthroscopy Association of North America and the International Arthroscopy Association·2026
Same author

Phosphorylated ubiquitin is a secondary messenger and an epigenetic mark mediating mitochondria to nucleus signaling.

bioRxiv : the preprint server for biology·2026
Same author

Effect of intra-articular tibial tunnel aperture positioning on the clinical outcomes after repair of medial meniscus posterior root tear with pull-out repair technique.

The Knee·2026
Same author

A Smaller Posterior Tibial Slope May Be Associated with an Increased Risk of Tears in the Anterior Horn of the Lateral Meniscus.

Clinics in orthopedic surgery·2026
Same journal

Removal of Codispersible Residual Impurities from CuInS<sub>2</sub>/ZnS Quantum Dots for Window-Replaceable Luminescent Solar Concentrators.

ACS applied materials & interfaces·2026
Same journal

Durable Core-Shell Scatterer Coating with Heat Storage for Radiative Cooling.

ACS applied materials & interfaces·2026
Same journal

Calix[6]arene-Based Interlocked Inverse Vulcanizate Enabling Network-Interface Cooperative Reinforcement in Natural Rubber/Carbon Black Composites.

ACS applied materials & interfaces·2026
Same journal

Resolving Thermal Accumulation and Rigid-Soft Interface Mismatch in Stretchable Electronics with Cubic Boron Nitride Composite Islands.

ACS applied materials & interfaces·2026
Same journal

Enhancing Conversion Reversibility and Initial Coulombic Efficiency of SnO<sub>2</sub> Anodes via NiO/Ni-Carbon Interfacial Design.

ACS applied materials & interfaces·2026
Same journal

Multidimensional Interface Structure Design for High-Efficiency Optically Controlled Semiconductor Devices: A Case Study on Memristive Synapses.

ACS applied materials & interfaces·2026
See all related articles

Related Experiment Video

Updated: Jan 14, 2026

Reconfigurable Microfluidic Channel with Pin-discretized Sidewalls
10:39

Reconfigurable Microfluidic Channel with Pin-discretized Sidewalls

Published on: April 12, 2018

7.8K

Short Channel 2D FET with Sloped Architecture.

Junsung Byeon1, Jinhyeok Pyo2, Jungmoon Lim1

  • 1Department of Physics, Sungkyunkwan University (SKKU), Suwon, Gyeonggi-do 16419, Republic of Korea.

ACS Applied Materials & Interfaces
|October 17, 2025
PubMed
Summary
This summary is machine-generated.

Researchers developed a novel sloped architecture for short-channel field-effect transistors (FETs) using 2D transition metal dichalcogenides (TMDCs). This lithography-free method enables nanometer-scale transistors with enhanced performance and simplified fabrication.

Keywords:
FETh-BNmonolayered MoS2short channelsloped architecturethermionic emission

More Related Videos

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

10.4K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.3K

Related Experiment Videos

Last Updated: Jan 14, 2026

Reconfigurable Microfluidic Channel with Pin-discretized Sidewalls
10:39

Reconfigurable Microfluidic Channel with Pin-discretized Sidewalls

Published on: April 12, 2018

7.8K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

10.4K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.3K

Area of Science:

  • Semiconductor industry
  • Materials science
  • Nanotechnology

Background:

  • Miniaturization of electronic devices is key for performance and cost reduction in semiconductors.
  • High-resolution lithography for extreme scaling is complex and time-consuming.
  • Two-dimensional transition metal dichalcogenides (2D TMDCs) offer potential for short-channel transistors due to their atomic thinness.

Purpose of the Study:

  • To realize nanometer-scale channel lengths in 2D TMDC-based field-effect transistors (FETs) without lithography.
  • To mitigate short-channel effects (SCE) for improved transistor performance.
  • To develop an innovative and simplified fabrication pathway for nanoscale FETs.

Main Methods:

  • Constructed a sloped architecture for nanometer-scale channel length in 2D TMDC FETs.
  • Utilized hexagonal boron nitride (h-BN) tunneling layers.
  • Fabrication was achieved without traditional lithography techniques.

Main Results:

  • Achieved nanometer-scale channel length using a sloped architecture.
  • Mitigated short-channel effect (SCE) through h-BN tunneling layers.
  • Demonstrated a high on-off ratio (>10^5) and low subthreshold swing (SS) of 160 mV/dec.
  • Reported an on-current of 3.70 μA.

Conclusions:

  • The sloped architecture FET (SSFET) provides an innovative pathway for realizing nanometer-scale FETs.
  • This lithography-free approach simplifies fabrication processes.
  • The developed SSFET exhibits excellent electrical characteristics, suitable for advanced electronic devices.