Related Experiment Video
Updated: Jan 14, 2026

Reconfigurable Microfluidic Channel with Pin-discretized Sidewalls
Published on: April 12, 2018
Short Channel 2D FET with Sloped Architecture
Junsung Byeon1, Jinhyeok Pyo2, Jungmoon Lim1
1Department of Physics, Sungkyunkwan University (SKKU), Suwon, Gyeonggi-do 16419, Republic of Korea.
None:
The miniaturization of electronic devices remains a primary focus in the semiconductor industry as it directly impacts both performance enhancement and cost reduction. However, achieving extreme scaling down often relies on high-resolution lithography techniques, which are limited by complexity and an intensive processing time. Two-dimensional transition metal dichalcogenides (2D TMDCs) have great potential for developing short-channel field effect transistors (FETs) due to their atomically thin nature and high Young's modulus. Here, the nanometer-scale channel length in a 2D TMDC-based FET is realized by constructing the sloped architecture without lithography techniques. Utilizing h-BN tunneling layers ensures the mitigated short channel effect (SCE), resulting in a high on-off ratio and low subthreshold swing (SS). This sloped architecture short channel FET (SSFET) exhibits an on-off ratio over 105 with an SS of 160 mV/dec and an on-current level of 3.70 μA. This new approach can provide an innovative pathway to realize the nanometer-scale FET without complicating fabrication processes.
Related Concept Videos
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Field Effect Transistor
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.

