Related Experiment Video
Updated: Jan 11, 2026

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
Published on: August 15, 2014
A Switched-Line True Time Delay Unit for Wideband Phased Arrays Using Packaged RF MEMS Switches
David W K Thomas1, Kai Wu1, Y Jay Guo1
1Global Big Data Technologies Centre, University of Technology Sydney, Sydney, NSW 2007, Australia.
None:
The growing demand for wideband electronically scanned arrays (ESAs) in next-generation radar, satellite, and 5G/6G systems has renewed interest in true time delay units (TDUs) to overcome the limitations of phase-based beamforming. In parallel, recent advances in the commercial availability and reliability of packaged RF MEMS switches have enabled practical hardware implementations once considered infeasible. This paper presents the design, fabrication, and experimental validation of a broadband, 4-bit switched-line TDU using only off-the-shelf components and standard PCB processes. The unit operates from 0.4 to 6 GHz, with a total delay range of 0-413 ps, achieving an average insertion loss of 1.5 dB and delay error below 18.4 ps, resulting in a figure of merit (FOM) of 152.8 ps/dB. Measured results are reported alongside a refined switch/termination model that aligns simulations with measurements. This is among the first reported demonstrations of a complete RF MEMS-based TDU implemented entirely with commercially available components in a standard PCB-integrated implementation. These results demonstrate a practical pathway toward scalable MEMS-based TDUs for deployment in advanced beamforming systems.
Related Concept Videos
Time and frequency -Domain Interpretation of Phase-lead Control
The design of phase-lead control involves the strategic placement of poles and zeros to balance steady-state error and system...
Phase-lead and Phase-lag Controllers
Line Protection with Impedance Relays
Under normal conditions, low load currents keep the measured...
Time and frequency -Domain Interpretation of Phase-lag Control
Phase-lag controllers do not place a pole at zero, but instead influence the steady-state error by amplifying any...

