Related Experiment Video
Updated: Jan 11, 2026

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
Published on: April 12, 2018
Composition-modulated anti-ambipolar behavior enabled by two-dimensional GeSxSe1-x/SnS2 van der Waals
Yanhong Long1, Qunrui Deng1, Shengdi Chen1
1Guangdong Provincial Key Laboratory of Chip and Integration Technology, School of Electronic Science and Engineering (School of Microelectronics), Faculty of Engineering, South China Normal University, Foshan 528200, P. R. China. gaowei317040@m.scnu.edu.cn.
Abstract:
Logic inverters, which lay the foundation for the functionality of large-scale integrated circuits, are achieved using anti-ambipolar transistors (AATs) based on two-dimensional (2D) van der Waals heterojunctions (vdWH). However, the impact of the doping strategy on the figures of merit of logic inverters based on 2D vdWH AATs has not been comprehensively analyzed. Herein, 2D free-standing GeSxSe1-x (0 ≤ x ≤ 0.73) with precisely tunable composition was grown to fabricate GeSxSe1-x/SnS2 vdWH AATs to achieve an optimal logic inverter. By leveraging elemental modulation in GeSxSe1-x, the proposed vdWH was tuned from type-II to type-III band alignment, allowing for a distinctive tunneling process at various bias conditions. The proposed devices with poor S content exhibited a better peak-to-valley ratio of 6.6 × 103 at x = 0.29 and a maximum peak current of 1.4 × 10-7 A at x = 0. Furthermore, the inverter built with the GeSxSe1-x/SnS2 device achieved the highest voltage gain of 8.83 at x = 0.29, while the device with an S-rich AAT delivered a low static power of 12.1 pW, which is attributed to the optimization of band engineering and the low driving voltage under the bottom h-BN/Au structure. This work contributes insights into the expansion of alloy engineering in the construction of high-performance multi-valued logic inverters.
More Related Videos
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Semiconductors
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

