Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Reducing Line Loss01:18

Reducing Line Loss

344
In a three-phase circuit, line loss is an indicator of energy dissipated as heat due to the resistance of transmission lines. To address this, incorporating transformers into the system—a step-up transformer at the source and a step-down transformer at the load—is a strategic solution. Two three-phase transformers are introduced to improve this.
With a step-up transformer at the source, the voltage is increased, thereby reducing the current in the transmission lines since power loss in...
344

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

High-efficiency second-harmonic generation in ultra-compact Z-cut lithium niobate waveguides via lateral selective domain engineering.

Optics express·2026
Same author

Comparing the roles of f0, speech rate, and timbre in expressing and perceiving politeness in Mandarin speech.

Phonetica·2026
Same author

Superefficient optical frequency division referenced to μHz Schawlow-Townes-linewidth quantum noise-limited lasers.

Science advances·2026
Same author

Clinical significance of serum levels of 14-3-3β protein in patients with non-small cell lung cancer.

Scientific reports·2026
Same author

Gut Microbial Choline TMA-Lyase CutC: From Metabolic Mechanism to a Novel Therapeutic Target for Diseases.

Nutrients·2026
Same author

An all-optical signal processor enabling terabit-per-second real-time equalization.

Science (New York, N.Y.)·2026
Same journal

Denoising algorithm of Φ-OTDR systems based on adaptive fractional wavelet transform denoising.

Optics express·2026
Same journal

Millisecond photon-to-photon latency and high-speed volumetric projection system for optogenetics.

Optics express·2026
Same journal

Polarization-encoded coaxial structured light for high-precision 3D surface profilometry.

Optics express·2026
Same journal

Discrete freeform optical design based on collaborative optimization of point cloud and local normals.

Optics express·2026
Same journal

Ultrafast ghost imaging with 25 GHz speckle switching and wavelength-division multiplexing.

Optics express·2026
Same journal

Atomic vapor cells fabricated by femtosecond laser welding of standard-optical-quality glass.

Optics express·2026
See all related articles

Related Experiment Video

Updated: Jan 8, 2026

Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source
12:19

Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source

Published on: April 4, 2017

8.8K

Performance improvement of all-optical programmable logic array chip with loss-optimized silicon waveguides.

Xiaoyan Gao, Wentao Gu, Jianji Dong

    Optics Express
    |December 19, 2025
    PubMed
    Summary
    This summary is machine-generated.

    Silicon-based all-optical programmable logic arrays (PLAs) enable optical computing. Optimizing waveguide design significantly improves the performance of canonical logic units (CLUs), paving the way for high-speed optical processors.

    More Related Videos

    Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station
    05:57

    Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

    Published on: April 1, 2020

    8.5K
    Fabrication And Characterization Of Photonic Crystal Slow Light Waveguides And Cavities
    11:08

    Fabrication And Characterization Of Photonic Crystal Slow Light Waveguides And Cavities

    Published on: November 30, 2012

    19.4K

    Related Experiment Videos

    Last Updated: Jan 8, 2026

    Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source
    12:19

    Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source

    Published on: April 4, 2017

    8.8K
    Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station
    05:57

    Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

    Published on: April 1, 2020

    8.5K
    Fabrication And Characterization Of Photonic Crystal Slow Light Waveguides And Cavities
    11:08

    Fabrication And Characterization Of Photonic Crystal Slow Light Waveguides And Cavities

    Published on: November 30, 2012

    19.4K

    Area of Science:

    • Photonics and Optical Computing
    • Integrated Optics
    • Semiconductor Device Physics

    Background:

    • Programmable logic arrays (PLAs) utilizing canonical logic units (CLUs) are key for reconfigurable optical digital computing.
    • Silicon-based all-optical PLA chips offer high speed and CMOS compatibility, making them attractive for practical applications.

    Purpose of the Study:

    • To investigate and optimize the output performance of silicon-based all-optical PLA chips.
    • To analyze the impact of linear scattering and nonlinear absorption losses on CLU performance.
    • To enhance extinction ratio (ER) and output power of CLUs through waveguide geometry optimization.

    Main Methods:

    • Development of a comprehensive theoretical model to analyze optical losses in CLUs.
    • Optimization of ridge waveguide parameters (width, length, bending geometry) to minimize losses.
    • Fabrication of a monolithic PLA chip integrating delay interferometers (DIs) and nonlinear waveguides with co-optimized geometry.

    Main Results:

    • Theoretical optimization of waveguide geometry yielded improvements of 4.71 dB in ER and 4.92 dB in output power for CLUs compared to conventional designs.
    • Fabrication successfully produced a monolithic PLA chip with high-quality 50 Gb/s CLUs.
    • Demonstrated implementation of reconfigurable logic functions via selective power coupling among CLUs.

    Conclusions:

    • Optimized waveguide design is crucial for mitigating losses and enhancing the performance of silicon-based all-optical PLA chips.
    • The developed all-optical PLA chip demonstrates potential as a high-speed all-optical digital processor.
    • This work contributes to advancing optical signal processing and computing systems.