Related Experiment Video
Updated: Feb 28, 2026

Design and Characterization Methodology for Efficient Wide Range Tunable MEMS Filters
Published on: February 4, 2018
Optimization of enhancement-mode MIS-GaN HEMT with dual channel for simple process using TCAD simulation
Kang Hee Lee1, Yeonsil Yang1, Junseok Heo2
1Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, 16499, Republic of Korea.
None:
A metal-insulator-semiconductor (MIS) GaN high electron mobility transistor (HEMT) utilizing a dual-channel structure is demonstrated for enhancement-mode (E-mode) operation using the Synopsys Sentaurus™ technology computer-aided design (TCAD) simulator. The MIS dual-channel HEMT (IDC-HEMT) employs two AlGaN/GaN heterojunction layers to form two two-dimensional electron gas (2DEG) layers. Electrons in the lower 2DEG layer induce a continuous negative bias body effect on the upper channel, shifting the threshold voltage (Vth) in the positive direction and enabling E-mode operation. This structure achieves E-mode operation without requiring additional complex fabrication steps, such as the precise etching processes used in recessed gate or p-GaN gate designs. The 2DEG sheet density in the upper 2DEG of the MIS single-channel HEMT (ISC-HEMT) and IDC-HEMT are 5.49 × 1012 cm- 2 and 3.43 × 1012 cm- 2, respectively, while the lower 2DEG in the IDC-HEMT has sheet density of 0.76 × 1012 cm- 2, all obtained in the access region with a gate and drain bias of 0 V. Due to the reduced 2DEG sheet density in the upper 2DEG, the proposed IDC-HEMT exhibits degraded performance in on-resistance (Ron), with values 28.7 Ω∙mm, respectively, compared to the ISC-HEMT, which has and a Ron of 22.7 Ω mm. However, the Vth of the ISC-HEMT is - 1.41 V, while that of the IDC-HEMT is 0.25 V, demonstrating a significant positive shift of 1.66 V. This confirms that the proposed IDC-HEMT can operate in E-mode.
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
Transmission Line Design Considerations
Transmission-Line Differential Equations
Line Section Model
A circuit representing a line section of length Δx helps in understanding the transmission line parameters. The voltage V(x) and current i(x) are measured from...

