Intrinsic Nonlinearity Modulation in Two-Dimensional (Cu,Ag)InP2S6 for Selectorless Nonvolatile Memory Array
Related Experiment Video
Updated: Mar 14, 2026

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
Sai Prakash Maddineni1, Yujian Huang1, Kausar Khawaja2
1School of Electrical Computing and Energy Engineering (ECEE), Arizona State University, Tempe, Arizona 85287, United States.
Abstract:
Selectorless resistive random-access memory is essential for scaling high-density crossbar arrays, yet suppressing sneak path currents (SPCs) without external selector components remains a major challenge. In this work, we investigated a two-dimensional (2D) van der Waals (vdW) mixed cation crystal Cu0.5Ag0.5InP2S6 (CAIPS) as a switching layer and systematically compared its resistive switching with CuInP2S6 (CIPS) and AgInP2S6 (AIPS). The coexistence of Cu+ and Ag+ ions produces asymmetric out-of-plane diffusion barriers, as confirmed by first-principles density functional theory (DFT) calculations, leading to self-rectifying transport and the intrinsic suppression of leakage in arrays. CAIPS-based devices exhibit stable bipolar resistive switching, a high intrinsic nonlinearity factor (>10 under a V/3 read scheme), a large memory window (>9× at Vread = 0.1 V), and low variability (coefficient of variation down to 5.1%), surpassing the performance of both CuInP2S6 (CIPS) and AgInP2S6 (AIPS). These features, combined with low operational switching voltages, robust endurance, and built-in nonlinearity highlight CAIPS as a promising material for scalable selectorless memory arrays, with direct relevance to energy-efficient neuromorphic and edge-computing architectures.
Related Concept Videos
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Valence Bond Theory
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Insensitive Nuclei Enhanced by Polarization Transfer (INEPT)
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...

